My Inquiry
My Account
Semtech Corporation GS1561-CFE3
- Part No.:
- GS1561-CFE3
- Manufacturer:
- Semtech Corporation
- Category:
- Video Processing
- Package:
- 80-LQFP
- Datasheet:
-
GS1561-CFE3.pdf
- Description:
- IC VIDEO DESERIALIZER 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,184
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GS1561-CFE3 from Gennum is a dual-rate SMPTE/DVB-ASI deserializer IC performing NRZI→NRZ decoding, 8b/10b decoding, SMPTE 259M-C/292M descrambling, and serial-to-parallel conversion with 20-bit/10-bit CMOS output at 148.5 MHz / 74.25 MHz / 27 MHz / 13.5 MHz. It supports HD-SDI (1.485 Gb/s), SD-SDI (270 Mb/s), and DVB-ASI (270 Mb/s) standards in broadcast video routing and digital video interface receivers.
For engineers reviewing the GS1561-CFE3 datasheet, pinout, applications, or equivalent options, this device delivers auto-configured HD/SD rate detection, integrated reclocking with ±0.3 UI jitter tolerance, parallel timing signal generation (H/V/F), and programmable error correction for CRC, TRS, ANC, EDH, and line number - critical for SMPTE-compliant video infrastructure design.
Technical Context
The GS1561-CFE3 implements a dual-input serial digital receiver with 2×1 mux selection between DDI1/DDI1 and DDI2/DDI2 differential inputs, integrated termination, and a wide-jitter-tolerance reclocker using an external VCO (GO1555/GO1525). It operates in Master or Slave mode via MASTER/SLAVE pin control and supports automatic standards detection for SMPTE 259M-C, SMPTE 292M, and DVB-ASI.
In SMPTE mode, it performs word alignment, internal flywheel-based H/V/F extraction, and descrambling; in DVB-ASI mode, it aligns to K28.5 sync characters and performs 8b/10b decoding. All I/O processing features - including CRC/EDH/ANC error detection and correction - are enabled/disabled via host interface or dedicated control pins (IOPROC_EN/DIS, SMPTE_BYPASS, DVB_ASI).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Standards | SMPTE 259M-C (270 Mb/s), SMPTE 292M (1.485 Gb/s), DVB-ASI (270 Mb/s) |
| Parallel Output Bus | 20-bit or 10-bit CMOS, configurable via 20bit/10bit pin |
| Output Clock Frequencies | 148.5 MHz (HD), 74.25 MHz (HD half-rate), 27 MHz (SD), 13.5 MHz (SD half-rate) |
| Jitter Tolerance | ±0.3 UI total (0.6 UI peak-to-peak), enabling robust operation over long coaxial cables |
| Power Supplies | 1.8 V core (CORE_VDD, PD_VDD, BUFF_VDD), 3.3 V charge pump (CP_VDD), 3.3 V I/O (IO_VDD) |
| Error Processing | Detects and corrects CRC, TRS, ANC checksum, line number, and EDH errors per SMPTE 352M |
| Control Interface | GSPI host interface (CS_TMS, SCLK_TCK, SDIN_TDI, SDOUT_TDO) + JTAG test access |
Pinout & Package
GS1561-CFE3 is housed in an 80-pin LQFP package (12 mm × 12 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per datasheet revision June 2009, with no serial loop-through driver (unlike GS1560A).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDI1 / DDI1, DDI2 / DDI2 | Differential serial input pairs | Two independent SMPTE/DVB-ASI input channels; selected via IP_SEL pin |
| TERM1, TERM2 | AC-coupled input termination | Internal 75 Ω termination; requires AC coupling to PDBUFF_GND or EQ_GND |
| SD/HD | Data rate indicator/control | Outputs LOW for HD (1.485 Gb/s), HIGH for SD (270 Mb/s); configurable in Slave mode |
| SMPTE_BYPASS, DVB_ASI | Mode selection inputs | Set SMPTE_BYPASS=HIGH & DVB_ASI=LOW for SMPTE mode; DVB_ASI=HIGH & SMPTE_BYPASS=LOW for DVB-ASI mode |
| DOUT[19:0] | Parallel data outputs | 20-bit demultiplexed (20bit/10bit=HIGH) or 10-bit multiplexed (20bit/10bit=LOW) video/data bus |
| H, V, F | Timing signal outputs | Horizontal sync, vertical sync, and field ID signals extracted from embedded timing in serial stream |
| DATA_ERROR | Error status flag | Active-low pulse indicating detection of any error type: CRC, TRS, ANC, EDH, or line number |
| RESET_TRST, JTAG/HOST | Reset and interface mode control | Hardware reset and dual-mode selection between GSPI host interface and JTAG boundary scan |
Key Features
| Feature | Design Value |
|---|---|
| Auto-configured dual-rate operation | Automatic lock and standard detection for HD-SDI, SD-SDI, and DVB-ASI without firmware intervention |
| Integrated reclocker with flywheel | Enables noise-immune H/V/F timing extraction and stable parallel clocking under high-jitter conditions |
| Programmable error correction engine | Corrects CRC, TRS, ANC checksum, line number, and EDH CRC errors - essential for broadcast-grade video integrity |
| Flexible host interface | GSPI-compatible 4-wire serial interface (CS_TMS/SCLK_TCK/SDIN_TDI/SDOUT_TDO) plus full JTAG support |
| Multi-standard parallel output | Configurable 20-bit/10-bit CMOS bus synchronized to PCLK at 148.5/74.25/27/13.5 MHz for FPGA or video processor interfacing |
Applications
| Broadcast Video Routing Switcher | HD/SD-SDI Distribution Amplifier |
|---|---|
|
Use Scenario: Receiving and regenerating multiple HD/SD-SDI signals in a broadcast master control room with automatic format detection. IC Role / Device Role / Timing Role: Deserializes incoming SMPTE 292M/259M-C streams, extracts H/V/F timing, and outputs aligned 20-bit parallel video with error correction. Use Value: Eliminates manual configuration per source; maintains frame integrity across mixed HD/SD feeds via real-time descrambling and CRC correction. |
Use Scenario: Fan-out of a single SDI input to multiple downstream monitors or recorders with signal regeneration and jitter cleanup. IC Role / Device Role / Timing Role: Reclocks and deserializes SDI input, then re-serializes via external driver; provides parallel monitoring path with timing signals. Use Value: Enables low-jitter distribution with embedded timing preservation and loss-of-signal detection via carrier_detect pins. |
| DVB-ASI Transport Stream Receiver | Professional Video Capture Interface |
|
Use Scenario: Demultiplexing and validating MPEG-TS packets from satellite or cable headend DVB-ASI links in broadcast playout systems. IC Role / Device Role / Timing Role: Performs 8b/10b decoding, K28.5 word alignment, and transport packet synchronization for downstream TS parsing. Use Value: Guarantees bit-accurate TS recovery with illegal code remapping and ancillary data checksum validation before demux. |
Use Scenario: Capturing uncompressed HD/SD video from cameras or tape decks into FPGA-based acquisition hardware. IC Role / Device Role / Timing Role: Converts SMPTE-compliant serial video into parallel pixel data with precise H/V/F strobes for frame buffer addressing. Use Value: Delivers deterministic latency and sub-pixel timing accuracy required for real-time video processing pipelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial digital deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| GS1560A-CFE3 | Includes integrated serial loop-through cable driver (SDO/SDO); GS1561 lacks this function | Required when reclocked or buffered serial output loop-through is needed alongside deserialization | Select GS1560A-CFE3 only if serial output fan-out or cable driving capability is required; otherwise GS1561-CFE3 reduces BOM count and power |
| TI TVP5160IPBS | NTSC/PAL analog video decoder (not digital SDI); supports composite/component analog inputs only | Designed for legacy analog video digitization, not SMPTE 259M/292M or DVB-ASI compliance | Not a functional alternative: TVP5160IPBS serves analog video domain; GS1561-CFE3 is strictly digital serial interface |
Compared with GS1560A-CFE3, GS1561-CFE3 removes redundant serial output circuitry to reduce cost, power, and layout complexity where loop-through is unnecessary; compared with TVP5160IPBS, GS1561-CFE3 operates exclusively on digital serial streams and provides SMPTE/DVB-ASI protocol-aware processing unavailable in analog decoders.
Availability
GS1561-CFE3 is available at Aetrix Electronics and suitable for broadcast video routing switchers, HD/SD-SDI distribution amplifiers, DVB-ASI transport stream receivers, and professional video capture interfaces requiring stable component supply and long-term lifecycle support.
Supply support for GS1561-CFE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Gennum Corporation was a fabless semiconductor company specializing in high-speed serial interface ICs for professional video, broadcast, and communications infrastructure before its acquisition by Semtech in 2011.
The GS1561-CFE3 belongs to Gennum's HD-LINX® II family, designed specifically for SMPTE 259M-C/292M and DVB-ASI compliant digital video reception with integrated reclocking, error correction, and multi-standard flexibility.
FAQ
What video standards does the GS1561-CFE3 support?
The GS1561-CFE3 supports SMPTE 259M-C (270 Mb/s SD-SDI), SMPTE 292M (1.485 Gb/s HD-SDI), and DVB-ASI (270 Mb/s) standards. It performs standard-specific descrambling, word alignment, and decoding - automatically detecting and configuring for each upon lock. The GS1561-CFE3 does not support SMPTE 424M (3G-SDI) or higher rates.
Does the GS1561-CFE3 include a serial output driver like the GS1560A?
No, the GS1561-CFE3 does not include a serial loop-through output driver. Unlike the GS1560A-CFE3, which provides SDO/SDO differential outputs with reclock/bypass selection, the GS1561-CFE3 omits this function entirely - confirmed by NC assignments for RSET, CD_VDD, CD_GND, SDO, and SDO pins in its pinout. The GS1561-CFE3 is optimized for receive-only applications.
How is parallel output width configured on the GS1561-CFE3?
Parallel output width on the GS1561-CFE3 is controlled by the 20bit/10bit pin (Pin 12): when HIGH, DOUT[19:0] outputs 20-bit demultiplexed video data; when LOW, it outputs 10-bit multiplexed data. This setting applies in SMPTE and Data-Through modes but is ignored in DVB-ASI mode, where only 10-bit output is supported per standard requirements.
What is the role of the MASTER/SLAVE pin on the GS1561-CFE3?
The MASTER/SLAVE pin (Pin 38) configures system-level synchronization behavior: when HIGH, the GS1561-CFE3 operates in Master mode, driving SD/HD and SMPTE_BYPASS status outputs; when LOW, it operates in Slave mode, accepting SD/HD and SMPTE_BYPASS as configuration inputs. In Slave mode, the device must be reset after changing SD/HD to ensure proper rate locking.
Can the GS1561-CFE3 perform error correction on embedded ancillary data?
Yes, the GS1561-CFE3 detects and corrects ANC data checksum errors, and supports programmable ANC data detection via host interface registers. It also corrects line-based CRC, TRS, EDH CRC, and line number errors - all configurable individually through the IOPROC_EN/DIS pin and IOPROC_DISABLE register. Correction occurs in real time on the parallel output path before data leaves the device.
GS1561-CFE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Semtech Corporation
- Series:
- HD-LINX® II
- Package/Case:
- 80-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Deserializer
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 1.65V ~ 1.95V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 80-LQFP (14x14)
GS1561-CFE3 FAQ
1.How can I place an order for GS1561-CFE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for GS1561-CFE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GS1561-CFE3 reliable?
The price and inventory of GS1561-CFE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GS1561-CFE3 is usually 5 days.
3.What payment methods are accepted for GS1561-CFE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GS1561-CFE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GS1561-CFE3?
GS1561-CFE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GS1561-CFE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GS1561-CFE3?
For technical support, including GS1561-CFE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GS1561-CFE3 requirements.
6.How does Aetrix verify that GS1561-CFE3 is sourced from the original manufacturer or authorized distributors?
All GS1561-CFE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GS1561-CFE3 meets industry standards.
7.What is the process for return or replacement of GS1561-CFE3?
All GS1561-CFE3 units undergo pre-shipment inspection (PSI). If there is an issue with GS1561-CFE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GS1561-CFE3 part is unused and in its original packaging.
Return procedure for GS1561-CFE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GS1561-CFE3 Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
