Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

Semtech Corporation GS6150-INE3

Name: GS6150-INE3
Brand: Semtech Corporation
SKU: GS6150-INE3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: GS6150-INE3

Manufacturer:: Semtech Corporation

Category:: Video Processing

Package:: 48-VQFN Exposed Pad

Datasheet:: GS6150-INE3.pdf

Description:: IC VIDEO RECLOCKER 48QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,679

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

GS6150-INE3 from Semtech is a multi-rate 6G UHD-SDI reclocker IC designed to recover embedded clock and retime serial digital video/audio signals across SMPTE ST 2081 (6G), ST 424 (3G), ST 292 (HD-SDI), ST 259-C (SD-SDI), DVB-ASI, and MADI standards. It supports input data rates from 125 Mb/s to 5.94 Gb/s, features on-chip 100Ω differential termination, operates from a single 1.8V supply, and delivers <130 mW typical power consumption in referenceless mode.

For engineers reviewing the GS6150-INE3 datasheet, pinout, applications, or equivalent options, this page provides verified technical context, confirmed pin functions, real-world timing roles in broadcast infrastructure, and validated alternative reclockers for SMPTE-compliant signal conditioning and distribution systems.

Technical Context

The GS6150-INE3 implements a fully integrated PLL-based retiming architecture with automatic rate detection across eight discrete data rates (125/270 Mb/s, 1.485/1.485÷1.001, 2.97/2.97÷1.001, 5.94/5.94÷1.001 Gb/s). Its VCO and loop filter (LF+/LF–) support programmable bandwidths from 37 kHz to 28 MHz depending on data rate and register configuration.

It integrates a 4:1 high-speed differential input selector with per-channel trace equalization (LOW/HIGH/BYPASS), dual CML outputs (DDO0/DDO1) configurable for swing (310–1000 mVppd) and de-emphasis, and four GPIOs that can output lock detect, loss-of-signal, or bit-rate status for system-level monitoring and slew-rate control of downstream SDI drivers.

Key Specifications

Parameter	Value and Actual Design Meaning
Data Rates	125 Mb/s, 270 Mb/s, 1.485/1.485÷1.001 Gb/s, 2.97/2.97÷1.001 Gb/s, 5.94/5.94÷1.001 Gb/s - covers full SMPTE SD/HD/UHD-SDI and DVB-ASI/MADI compliance.
Input Termination	On-chip 100Ω differential - eliminates external termination resistors and simplifies PCB layout for coaxial interface designs.
Power Supply	Single 1.8V core (VCC_CORE/VDD_DIG); output drivers support 1.2–2.5V (VCC_DDO0/VCC_DDO1) - enables flexible interfacing with diverse CML receivers.
Power Consumption	130 mW typical (6G, DDO1 disabled); 190–255 mW (6G, DDO1 enabled) - low thermal footprint suitable for dense broadcast module layouts.
Output Jitter	0.07–0.13 UI_P-P at 5.94 Gb/s - meets SMPTE RP-184 jitter limits for 6G UHD-SDI transmission over long cable runs.
Lock Time	10 μs (synchronous), ≤50 ms (asynchronous, referenceless) - ensures rapid signal acquisition during source switching in live production environments.
Operating Temp	–40°C to +85°C - qualified for industrial and broadcast equipment deployed in uncontrolled rack environments.

Pinout & Package

GS6150-INE3 is housed in a 48-pin QFN package (6 mm × 6 mm, 0.4 mm pitch) with exposed thermal pad. Pinout follows standard GS6150 functional mapping as documented in Rev.2 Final Data Sheet (PDS-060127, March 2015).

Pin/Terminal	Circuit Role	Design Meaning
DDI0–DDI3 (pairs)	Differential Serial Input	Four independent 100Ω-terminated SDI/DVB-ASI inputs; selectable via GPIO or GSPI for video routing in multi-source systems.
DDO0, DDO1 (pairs)	Differential Serial Output	Dual CML outputs supporting adjustable swing (310–1000 mVppd) and de-emphasis; each independently configurable for broadcast distribution paths.
GPIO0–GPIO3	Configurable Status I/O	Programmable as LOCKED, LOS, LBR/HBR indication - enables real-time health monitoring and adaptive driver control without host CPU intervention.
XTAL_CLK_IN / XTAL_BUF_OUT	Reference Clock Interface	Supports external 27 MHz crystal or referenceless operation; buffered output allows daisy-chaining multiple GS6150 devices from one reference source.
SDIN/SDOUT/SCLK/CS	GSPI Host Interface	4-wire Gennum Serial Peripheral Interface for register access, status readback, and configuration - enables centralized control in multi-device timing subsystems.

Key Features

Feature	Design Value
Multi-standard SMPTE compliance	Validated for ST 2081 (6G), ST 424 (3G), ST 292 (HD), ST 259-C (SD), DVB-ASI, and MADI - eliminates need for separate reclockers per signal type in hybrid broadcast systems.
4:1 Input Selector with Auto-Rate Detection	Hardware-selectable or GSPI-controlled input routing plus automatic lock-to-rate - reduces firmware complexity and enables plug-and-play source switching in OB vans and control rooms.
Programmable Input Equalization	Three settings (LOW/HIGH/BYPASS) per input channel - compensates for up to 14 dB trace loss at 1.5 GHz, enabling reliable signal recovery from long backplane traces or flex cables.
Bypass Mode Support	Manual or auto-bypass up to 5940 Mb/s - preserves signal integrity for non-supported rates (e.g., proprietary protocols) without requiring hardware redesign.
Referenceless Operation	Full functionality without external 27 MHz crystal - lowers BOM cost and board space in cost-sensitive or space-constrained encoders and converters.

Applications

Live Broadcast Switcher	UHD-SDI Distribution Amplifier
Use Scenario: Real-time switching between multiple 4K UHD camera feeds in a mobile production unit. IC Role / Device Role / Timing Role: Reclocks incoming 5.94 Gb/s ST 2081 signals to eliminate accumulated jitter and align timing across sources before matrix switching. Use Value: Ensures sub-UI jitter alignment across all inputs, preventing frame sync errors and lip-sync drift during dynamic source transitions.	Use Scenario: Fan-out of a single 6G UHD-SDI signal to 8 monitor displays in a broadcast control room. IC Role / Device Role / Timing Role: Retimes and regenerates the master 5.94 Gb/s signal using DDO0/DDO1 outputs while providing GPIO-driven lock status to upstream supervision logic. Use Value: Maintains SMPTE-compliant jitter performance (<0.13 UI_P-P) at every output, enabling error-free display on all monitors over 100m coaxial runs.
SDI-to-IP Gateway	DVB-ASI Transport Encoder
Use Scenario: Converting legacy HD/3G-SDI feeds to ST 2110-10 IP streams in an on-premise media server. IC Role / Device Role / Timing Role: Reclocks variable-rate SDI inputs (270 Mb/s to 2.97 Gb/s) prior to digitization and packetization to ensure clean sampling clock derivation. Use Value: Eliminates timing uncertainty in ADC clock domain, reducing packetization jitter and improving PTP synchronization accuracy in IP workflows.	Use Scenario: Conditioning DVB-ASI transport streams from satellite demodulators before MPEG multiplexing. IC Role / Device Role / Timing Role: Restores signal integrity on 270 Mb/s DVB-ASI links degraded by long coaxial runs or passive splitters. Use Value: Reduces BER by >3 orders of magnitude through jitter cleanup and equalization, preventing TS packet loss in critical broadcast headend applications.

Live Broadcast Switcher

UHD-SDI Distribution Amplifier

Use Scenario: Real-time switching between multiple 4K UHD camera feeds in a mobile production unit.

IC Role / Device Role / Timing Role: Reclocks incoming 5.94 Gb/s ST 2081 signals to eliminate accumulated jitter and align timing across sources before matrix switching.

Use Value: Ensures sub-UI jitter alignment across all inputs, preventing frame sync errors and lip-sync drift during dynamic source transitions.

Use Scenario: Fan-out of a single 6G UHD-SDI signal to 8 monitor displays in a broadcast control room.

IC Role / Device Role / Timing Role: Retimes and regenerates the master 5.94 Gb/s signal using DDO0/DDO1 outputs while providing GPIO-driven lock status to upstream supervision logic.

Use Value: Maintains SMPTE-compliant jitter performance (<0.13 UI_P-P) at every output, enabling error-free display on all monitors over 100m coaxial runs.

SDI-to-IP Gateway

DVB-ASI Transport Encoder

Use Scenario: Converting legacy HD/3G-SDI feeds to ST 2110-10 IP streams in an on-premise media server.

IC Role / Device Role / Timing Role: Reclocks variable-rate SDI inputs (270 Mb/s to 2.97 Gb/s) prior to digitization and packetization to ensure clean sampling clock derivation.

Use Value: Eliminates timing uncertainty in ADC clock domain, reducing packetization jitter and improving PTP synchronization accuracy in IP workflows.

Use Scenario: Conditioning DVB-ASI transport streams from satellite demodulators before MPEG multiplexing.

IC Role / Device Role / Timing Role: Restores signal integrity on 270 Mb/s DVB-ASI links degraded by long coaxial runs or passive splitters.

Use Value: Reduces BER by >3 orders of magnitude through jitter cleanup and equalization, preventing TS packet loss in critical broadcast headend applications.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial digital reclocking applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
GS6151-INE3	Same die, adds integrated 27 MHz crystal oscillator - eliminates external crystal and load capacitors.	Preferred where board space is constrained and crystal sourcing is problematic; identical pinout and register map.	Select GS6151-INE3 when minimizing external components and simplifying layout for new designs; retains full GS6150-INE3 firmware compatibility.
LMH0384SQ/NOPB	TI 3G/6G reclocker with integrated cable driver; higher power (320 mW), no GPIO status outputs, fixed 1.8V output swing.	Better suited for direct-drive coaxial output stages; lacks input selection and bypass flexibility of GS6150-INE3.	Choose LMH0384SQ/NOPB only when driving long coaxial cables directly from the reclocker output; not drop-in compatible due to different pin functions and power architecture.

Compared with GS6150-INE3, GS6151-INE3 reduces component count without altering functionality, while LMH0384SQ/NOPB trades configurability for integrated drive strength - making GS6150-INE3 optimal for flexible, multi-source broadcast routing where signal conditioning and status visibility are prioritized over direct cable drive.

Availability

GS6150-INE3 is available at Aetrix Electronics and suitable for live broadcast switchers, UHD-SDI distribution amplifiers, and SDI-to-IP gateways requiring stable component supply, long-term lifecycle assurance, and SMPTE-compliant signal integrity.

Supply support for GS6150-INE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Semtech Corporation is a global supplier of high-performance analog and mixed-signal semiconductors, specializing in precision timing, signal integrity, and RF solutions for communications and broadcast markets.

The GS6150 product line was engineered specifically for SMPTE-compliant serial digital video infrastructure, delivering low-jitter reclocking, multi-rate flexibility, and robust signal conditioning in broadcast-grade equipment.

FAQ

What video standards does the GS6150-INE3 support?

The GS6150-INE3 supports SMPTE ST 2081 (6G UHD-SDI), ST 424 (3G-SDI), ST 292 (HD-SDI), ST 259-C (SD-SDI), EN50083-9 DVB-ASI, and AES10 MADI audio. It handles all associated data rates including 5.94 Gb/s, 2.97 Gb/s, 1.485 Gb/s, 270 Mb/s, and 125 Mb/s - fully documented in its Rev.2 Final Data Sheet (PDS-060127).

Does the GS6150-INE3 require an external crystal?

No, the GS6150-INE3 operates referencelessly by default. An external 27 MHz crystal connected to XTAL_CLK_IN is optional and used only to reduce PLL lock time (from ≤50 ms to ≤20 ms). The device automatically detects presence of the crystal and configures accordingly - no firmware change is needed when switching between modes.

How many differential inputs and outputs does the GS6150-INE3 have?

The GS6150-INE3 has four differential serial input pairs (DDI0–DDI3) and two differential serial output pairs (DDO0 and DDO1). Each input pair is individually terminated with 100Ω on-die, and both outputs support independent configuration of swing, de-emphasis, and enable/disable states via GSPI registers.

Can the GS6150-INE3 operate in bypass mode?

Yes, the GS6150-INE3 supports both manual and automatic bypass modes for data rates up to 5940 Mb/s. In automatic mode, it enters bypass when unlocked; in manual mode, bypass is activated via GSPI register control. This preserves signal integrity for unsupported or proprietary protocols without reclocking - a key feature for legacy system integration.

What is the power consumption of the GS6150-INE3 at 6G operation?

At 5.94 Gb/s with DDO1 disabled, the GS6150-INE3 consumes 130 mW typical (185 mW max). With DDO1 enabled and default settings, consumption rises to 190–255 mW. These values assume 1.8V core supply and 1.8V output driver supply - detailed in Table 2-2 of the Rev.2 datasheet under "Power" specifications.

GS6150-INE3 Specifications

Product attributes: Attribute value

Manufacturer:: Semtech Corporation

Series:: -

Package/Case:: 48-VQFN Exposed Pad

Packaging:: Tray

Product Status:: Not For New Designs

Function:: Reclocker

Applications:: Professional Video

Standards:: DVB-ASI, SMPTE

Control Interface:: GPIO, SPI

Voltage - Supply:: 1.7V ~ 1.9V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 48-QFN (6x6)

GS6150-INE3 FAQ

1.How can I place an order for GS6150-INE3 through Aetrix?

Please submit a Request for Quotation (RFQ) for GS6150-INE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for GS6150-INE3 reliable?

The price and inventory of GS6150-INE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GS6150-INE3 is usually 5 days.

3.What payment methods are accepted for GS6150-INE3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GS6150-INE3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for GS6150-INE3?

GS6150-INE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your GS6150-INE3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for GS6150-INE3?

For technical support, including GS6150-INE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GS6150-INE3 requirements.

6.How does Aetrix verify that GS6150-INE3 is sourced from the original manufacturer or authorized distributors?

All GS6150-INE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GS6150-INE3 meets industry standards.

7.What is the process for return or replacement of GS6150-INE3?

All GS6150-INE3 units undergo pre-shipment inspection (PSI). If there is an issue with GS6150-INE3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The GS6150-INE3 part is unused and in its original packaging.

Return procedure for GS6150-INE3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …