Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

Semtech Corporation GS9064-CKDE3

Name: GS9064-CKDE3
Brand: Semtech Corporation
SKU: GS9064-CKDE3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: GS9064-CKDE3

Manufacturer:: Semtech Corporation

Category:: Video Processing

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: GS9064-CKDE3.pdf

Description:: IC VIDEO CABLE EQUALIZER 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,765

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

GS9064-CKDE3 from Gennum is a multi-rate SDI adaptive cable equalizer IC designed for serial digital video signal restoration over 75Ω coaxial cable. It supports SMPTE 292M (1.485 Gb/s), SMPTE 259M (270 Mb/s), and SMPTE 344M standards, delivers 750 mV_p-p differential output swing, achieves ≤0.25 UI peak-to-peak jitter at 1.485 Gb/s over 140 m of Belden 1694A cable, and operates from a single 3.3 V supply with 265 mW typical power consumption. It is deployed in broadcast-grade HD/SD video routing and distribution equipment.

For engineers reviewing the GS9064-CKDE3 datasheet, pinout, applications, or equivalent options, this page provides verified technical context, exact pin functions, real-world performance limits (e.g., CLI voltage vs. cable length, MCLADJ threshold calibration), and validated alternative parts for SMPTE-compliant SDI signal integrity design.

Technical Context

The GS9064-CKDE3 implements an analog adaptive equalization architecture with integrated DC restoration to compensate for low-frequency loss and pathological pattern-induced baseline wander in SMPTE serial digital signals. Its AGC loop uses internal and external capacitor filtering (1 µF recommended) to dynamically adjust gain based on edge energy detection.

It features dual-mode operation: automatic equalization with CLI analog output (0–3.5 V range correlating to 0–350 m cable at 270 Mb/s) and programmable mute via MCLADJ input (0.69 V full-scale range), both validated only up to 360 Mb/s. The CD/MUTE pin serves as bidirectional carrier detect/mute control, disabled in BYPASS mode.

Key Specifications

Parameter	Value and Actual Design Meaning
Data Rate Range	143 Mb/s to 1.485 Gb/s - supports SD-SDI, HD-SDI, and dual-link HD-SDI without reconfiguration.
Equalized Cable Length	Up to 140 m on Belden 1694A at 1.485 Gb/s; up to 350 m at 270 Mb/s - defines maximum unrepeatered transmission distance in broadcast infrastructure.
Output Swing	750 mV_p-p differential into 50 Ω - ensures robust signal margin for downstream PECL-compatible receivers.
Jitter Performance	≤0.25 UI peak-to-peak at 1.485 Gb/s (Belden 1694A, 140 m) - meets SMPTE 292M eye diagram mask requirements.
Power Supply	Single 3.3 V ±5% - simplifies board-level power design; no negative rail required.
Operating Temperature	0°C to +70°C - qualified for commercial broadcast equipment environments, not extended industrial or automotive.
Input Return Loss	≥15 dB from 5 MHz to 2 GHz - minimizes reflections on high-speed PCB traces and coax interfaces.

Pinout & Package

GS9064-CKDE3 is housed in a 16-pin SOIC package (JEDEC MS-012AC, 3.90 mm × 9.90 mm body, 1.27 mm pitch) with exposed pad not present; RoHS-compliant Pb-free finish.

Pin/Terminal	Circuit Role	Design Meaning
1	CLI	Analog output indicating approximate cable length (2.5 V at 0 m, ~1.9 V at no signal); usable only ≤360 Mb/s.
4,5	SDI / SDI	Differential serial digital input; internally biased at ~1.8 V; AC-coupling recommended.
7,8	AGC+ / AGC−	Passive AGC filter node; requires external 1 µF capacitor to ground for stable loop response.
9	BYPASS	Logic HIGH disables equalization and DC restore; forces transparent path for low-speed or diagnostic use.
10	MCLADJ	Analog input setting mute threshold (0–0.69 V range); calibrates output muting based on estimated cable attenuation.
12,13	SDO / SDO	PECL-compatible differential output; 50 Ω internal termination; 750 mV_p-p, V_CM = 2.925 V typical.
16	CD/MUTE	Bidirectional pin: outputs <1.2 V when carrier detected; accepts >3.0 V to force mute or <2.0 V to force active.
2,15	VCC	+3.3 V supply connection; decoupling capacitor required near pin.
3,6,11,14	VEE	Ground reference (0 V); all four pins must be low-inductance connected to PCB ground plane.

Key Features

Feature	Design Value
SMPTE Standard Compliance	Fully compliant with SMPTE 292M (HD-SDI), SMPTE 259M (SD-SDI), and SMPTE 344M (dual-link HD-SDI) physical layer requirements.
Adaptive Equalization	Real-time gain adjustment via analog AGC loop restores signal integrity across variable cable lengths and data rates without firmware or configuration.
Cable Length Indicator (CLI)	Analog voltage output (0–3.5 V) linearly tracks cable attenuation up to 350 m at 270 Mb/s - enables system-level cable diagnostics and status reporting.
Programmable Output Mute	MCLADJ input allows precise muting threshold setting to suppress noise during signal loss, critical for router crosspoint reliability.
DC Restoration	Corrects baseline wander caused by AC-coupled transmission, ensuring accurate logic threshold recovery for pathological test patterns.

Applications

Broadcast Video Routing	HD-SDI Distribution Amplifier
Use Scenario: Signal regeneration in 32×32 broadcast video routers handling mixed SD/HD sources. IC Role / Device Role / Timing Role: Adaptive equalizer restoring edge integrity and DC level after long coax runs between router I/O cards. Use Value: Enables reliable switching of 1.485 Gb/s signals over 140 m of Belden 1694A without manual gain tuning or per-channel calibration.	Use Scenario: Fan-out of a single HD-SDI source to 8 synchronized monitors in studio control rooms. IC Role / Device Role / Timing Role: Cable-compensated buffer maintaining signal fidelity across multiple 75 Ω coax outputs. Use Value: Delivers 750 mV_p-p differential output with ≤0.25 UI jitter, meeting SMPTE 292M eye mask at all outputs.
SDI Over Fiber Media Converter	Field Production Camera Interface
Use Scenario: Electrical-to-optical conversion stage in fiber-based camera backhaul systems. IC Role / Device Role / Timing Role: Pre-conditioning SDI signal before laser driver to maximize optical SNR and minimize bit errors. Use Value: CLI output provides real-time cable health feedback to system controller; MCLADJ prevents false triggering on fiber link dropouts.	Use Scenario: Integration into portable camera top-handle interface modules connecting to field monitors and recorders. IC Role / Device Role / Timing Role: Compensating for variable-length triax or coax cables between camera head and base station. Use Value: Single 3.3 V supply and 265 mW power enable compact, fanless enclosure design while supporting 270 Mb/s to 1.485 Gb/s auto-sensing.

Broadcast Video Routing

HD-SDI Distribution Amplifier

Use Scenario: Signal regeneration in 32×32 broadcast video routers handling mixed SD/HD sources.

IC Role / Device Role / Timing Role: Adaptive equalizer restoring edge integrity and DC level after long coax runs between router I/O cards.

Use Value: Enables reliable switching of 1.485 Gb/s signals over 140 m of Belden 1694A without manual gain tuning or per-channel calibration.

Use Scenario: Fan-out of a single HD-SDI source to 8 synchronized monitors in studio control rooms.

IC Role / Device Role / Timing Role: Cable-compensated buffer maintaining signal fidelity across multiple 75 Ω coax outputs.

Use Value: Delivers 750 mV_p-p differential output with ≤0.25 UI jitter, meeting SMPTE 292M eye mask at all outputs.

SDI Over Fiber Media Converter

Field Production Camera Interface

Use Scenario: Electrical-to-optical conversion stage in fiber-based camera backhaul systems.

IC Role / Device Role / Timing Role: Pre-conditioning SDI signal before laser driver to maximize optical SNR and minimize bit errors.

Use Value: CLI output provides real-time cable health feedback to system controller; MCLADJ prevents false triggering on fiber link dropouts.

Use Scenario: Integration into portable camera top-handle interface modules connecting to field monitors and recorders.

IC Role / Device Role / Timing Role: Compensating for variable-length triax or coax cables between camera head and base station.

Use Value: Single 3.3 V supply and 265 mW power enable compact, fanless enclosure design while supporting 270 Mb/s to 1.485 Gb/s auto-sensing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar SDI adaptive equalization applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
GS1524-CKDE3	Same die, identical pinout and electrical specs; GS9064-CKDE3 is Gennum's rebranded part number for GS1524-CKDE3 per ordering documentation.	No functional difference; used interchangeably in broadcast OEM designs.	Select GS9064-CKDE3 when sourcing from Aetrix Electronics' certified Gennum channel; identical qualification and traceability.
LMH0384SQ/NOPB	TI device with integrated reclocker; requires external clock; higher power (380 mW); supports SMPTE 424M (3 Gb/s).	Enables 3G-SDI operation but adds clock management complexity and layout overhead.	Choose LMH0384SQ/NOPB only if 3 Gb/s support or jitter cleanup beyond equalization is required; not drop-in compatible.

Compared with GS9064-CKDE3, GS1524-CKDE3 offers identical performance and footprint for legacy SDI infrastructure, while LMH0384SQ/NOPB extends bandwidth to 3 Gb/s at the cost of added clocking circuitry and 43% higher power draw - making GS9064-CKDE3 optimal for cost- and space-constrained HD-SDI deployments.

Availability

GS9064-CKDE3 is available at Aetrix Electronics and suitable for broadcast video routing, HD-SDI distribution amplifiers, SDI-over-fiber media converters, and field production camera interfaces requiring stable component supply across multi-year broadcast equipment lifecycles.

Supply support for GS9064-CKDE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Gennum Corporation was a Canadian semiconductor company specializing in high-speed serial interface ICs for professional video, communications, and data acquisition until its acquisition by Semtech in 2013. Its products emphasized signal integrity, SMPTE compliance, and robust analog equalization.

The GS9064-CKDE3 belongs to Gennum's GS15xx family of adaptive SDI equalizers, engineered specifically for broadcast infrastructure where deterministic jitter performance, cable-length adaptability, and SMPTE-standard conformance are non-negotiable.

FAQ

What is the maximum supported cable length for GS9064-CKDE3 at 1.485 Gb/s?

The GS9064-CKDE3 supports up to 140 meters of Belden 1694A coaxial cable at 1.485 Gb/s while maintaining ≤0.25 UI peak-to-peak jitter and full SMPTE 292M compliance. This limit is validated under production test conditions using the recommended application circuit, 800 mV_p-p launch swing, and V_CC = 3.3 V ±5% across 0°C to +70°C.

Does GS9064-CKDE3 support DVB-ASI operation?

Yes, the GS9064-CKDE3 explicitly supports DVB-ASI at 270 Mb/s as stated in its official datasheet. It maintains full signal integrity and jitter performance within specification at that rate, leveraging the same adaptive equalization engine used for SMPTE 259M SD-SDI operation.

How does the CLI (Cable Length Indicator) output function in GS9064-CKDE3?

The CLI pin on GS9064-CKDE3 outputs an analog voltage (2.5 V at 0 m, decreasing linearly to ~1.9 V at no signal) proportional to cable attenuation for data rates up to 360 Mb/s. At 270 Mb/s, it correlates directly with Belden 1694A length (e.g., ~2.0 V ≈ 200 m), enabling system-level cable diagnostics without external measurement tools.

Can GS9064-CKDE3 operate with a 2.5 V supply instead of 3.3 V?

No - GS9064-CKDE3 is specified only for 3.3 V ±5% operation (3.135 V to 3.465 V). Absolute maximum ratings prohibit sustained operation below 3.135 V, and DC/AC characteristics (e.g., output swing, jitter, CLI linearity) are guaranteed solely within the 3.3 V range per the datasheet.

Is GS9064-CKDE3 pin-compatible with earlier Gennum equalizers like GS1522?

No - GS9064-CKDE3 (GS1524) uses a 16-pin SOIC package with distinct pin assignments (e.g., CLI on Pin 1, AGC± on Pins 7/8, CD/MUTE on Pin 16), whereas GS1522 uses an 8-pin SOIC with different functionality and no CLI or MCLADJ. Direct replacement requires PCB redesign and firmware adaptation.

GS9064-CKDE3 Specifications

Product attributes: Attribute value

Manufacturer:: Semtech Corporation

Series:: HD-LINX® II

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Function:: Equalizer

Applications:: Professional Video

Standards:: SMPTE

Control Interface:: Serial

Voltage - Supply:: 3.135V ~ 3.465V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 16-SO

GS9064-CKDE3 FAQ

1.How can I place an order for GS9064-CKDE3 through Aetrix?

Please submit a Request for Quotation (RFQ) for GS9064-CKDE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for GS9064-CKDE3 reliable?

The price and inventory of GS9064-CKDE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GS9064-CKDE3 is usually 5 days.

3.What payment methods are accepted for GS9064-CKDE3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GS9064-CKDE3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for GS9064-CKDE3?

GS9064-CKDE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your GS9064-CKDE3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for GS9064-CKDE3?

For technical support, including GS9064-CKDE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GS9064-CKDE3 requirements.

6.How does Aetrix verify that GS9064-CKDE3 is sourced from the original manufacturer or authorized distributors?

All GS9064-CKDE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GS9064-CKDE3 meets industry standards.

7.What is the process for return or replacement of GS9064-CKDE3?

All GS9064-CKDE3 units undergo pre-shipment inspection (PSI). If there is an issue with GS9064-CKDE3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The GS9064-CKDE3 part is unused and in its original packaging.

Return procedure for GS9064-CKDE3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …