STMicroelectronics LD29300D2T18R
- Part No.:
- LD29300D2T18R
- Manufacturer:
- STMicroelectronics
- Package:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Datasheet:
-
LD29300D2T18R.pdf
- Description:
- IC REG LINEAR 1.8V 3A D2PAK
- Quantity:
- Payment:

- Shipping:

Inventory:653
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD29300D2T18R from STMicroelectronics is a fixed-output 1.8 V, 3 A low-dropout linear regulator in D2PAK package with ±1 % output voltage tolerance at 25 °C, 0.4 V typical dropout at 3 A, and logic-controlled electronic shutdown. It delivers high-accuracy post-regulation for FPGA core supplies and microprocessor I/O rails where tight voltage stability and ultra-low dropout are critical.
For engineers reviewing the LD29300D2T18R datasheet, LD29300D2T18R pinout, LD29300D2T18R application, or LD29300D2T18R equivalent, key selection criteria include guaranteed 3 A output current, thermal/current protection, shutdown control interface, and compatibility with low-ESR ceramic output capacitors (≥10 µF).
Technical Context
This LDO employs internal PNP pass transistor architecture with integrated current limiting and thermal shutdown, enabling robust operation under sustained overload or elevated ambient temperatures. Its reference voltage is trimmed to ±1 % at 25 °C and exhibits <±2 % variation across –40 to 125 °C junction range.
The device features an inhibit (INH) input that enables logic-level ON/OFF control with 0.8 V logic-low threshold and 2 V logic-high threshold, supporting power sequencing in multi-rail systems. Output noise is specified at 60 µVRMS (10 Hz–100 kHz), making it suitable for noise-sensitive analog and mixed-signal loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.8 V ±1 % at 25 °C; maintains regulation across –40 to 125 °C junction temperature |
| Max output current | 3 A continuous; internally limited with foldback current protection |
| Dropout voltage | 0.4 V typical at 3 A; ensures regulation with only 2.2 V input for 1.8 V output |
| Quiescent current | 45–100 mA at 3 A load; scales with output current to minimize no-load loss |
| Supply rejection | 62–72 dB at 120 Hz; suppresses ripple from upstream switching converters |
| Output noise | 60 µVRMS (10 Hz–100 kHz); low enough for powering PLLs and ADC references |
| Shutdown current | 130–180 µA when INH = GND; enables ultra-low standby power in battery systems |
Pinout & Package
LD29300D2T18R uses the D2PAK (TO-263) surface-mount package: 3-pin, single-ended, thermally enhanced plastic case with exposed drain pad for PCB heat sinking. Package dimensions comply with JEDEC MO-202AA standard and support ECOPACK® lead-free assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Input) | VIN | Main power input; accepts 3–13 V DC; must be decoupled with ≥330 nF ceramic capacitor |
| 2 (Output) | VOUT | Regulated 1.8 V output; requires ≥10 µF low-ESR ceramic capacitor for stability |
| 3 (Control) | INH | Inhibit input; logic-low (≤0.8 V) disables output; logic-high (≥2 V) enables regulation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 0.4 V typ. at full 3 A load enables use with minimal input headroom (e.g., 2.2 V → 1.8 V) |
| High accuracy output | ±1 % initial tolerance at 25 °C; <±2 % over full temperature range supports tight-core-voltage requirements |
| Integrated protection | Thermal shutdown and current limiting prevent damage during fault conditions without external circuitry |
| Logic-compatible enable | INH pin accepts standard 3.3 V/5 V logic levels for seamless integration into power sequencing controllers |
| Low-noise operation | 60 µVRMS broadband noise avoids degradation of sensitive analog subsystems powered from same rail |
Applications
| Application 1 | Application 2 |
|---|---|
|
Use Scenario: Core power supply for Xilinx Spartan-6 FPGA banks requiring stable 1.8 V at up to 2.5 A. IC Role / Device Role / Timing Role: Primary LDO regulator delivering clean, tightly regulated voltage to I/O banks with fast transient response. Use Value: 0.4 V dropout allows direct regulation from 2.5 V intermediate bus, eliminating cascaded conversion losses. |
Use Scenario: Post-regulator for buck converter supplying ARM Cortex-A9 processor I/O rails. IC Role / Device Role / Timing Role: Final-stage LDO filtering switching noise and compensating for load-transient droop. Use Value: 62–72 dB PSRR at 120 Hz suppresses residual ripple from upstream DC-DC stage. |
| Application 3 | Application 4 |
|
Use Scenario: Power source for industrial PLC digital I/O modules operating from 12 V field bus. IC Role / Device Role / Timing Role: High-current local regulator converting 12 V to 1.8 V for level-shifting interfaces and isolated logic. Use Value: 3 A rating supports multiple parallel I/O drivers; thermal shutdown prevents latch-up in enclosed enclosures. |
Use Scenario: Battery-powered test equipment requiring low-quiescent-power 1.8 V rail with remote ON/OFF control. IC Role / Device Role / Timing Role: Enable-controlled LDO minimizing standby current while maintaining fast wake-up capability. Use Value: 130–180 µA shutdown current extends battery life; INH pin simplifies MCU-driven power gating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Texas Instruments TPS7A8300RGRT | 1.8 V, 3 A, 0.25 V dropout at 3 A; lower quiescent current (120 µA active, 2 µA shutdown); requires external compensation | Better suited for ultra-low-noise precision analog rails due to 4.5 µVRMS noise; less tolerant of ceramic capacitor ESR variation | Select when lowest possible noise and highest PSRR (>80 dB) are required, and board space allows for external compensation network. |
| ON Semiconductor NCP1117DT18T5G | 1.8 V, 1 A, 1.2 V dropout at 1 A; no enable pin; ±2 % output tolerance; TO-252 package | Limited to lower current and higher dropout; lacks logic control and thermal margin for sustained 3 A loads | Acceptable only for cost-sensitive, low-power applications where 1 A output and simplified control suffice. |
Compared with TPS7A8300RGRT, LD29300D2T18R offers simpler layout (no external compensation), higher current rating, and integrated shutdown-but trades off noise performance and quiescent current. Against NCP1117DT18T5G, it provides triple the current, half the dropout, and system-level control-justifying its use in demanding embedded and industrial power designs.
Availability
LD29300D2T18R is available at Aetrix Electronics and suitable for FPGA power delivery, microprocessor I/O regulation, and industrial PLC I/O module design requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LD29300D2T18R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD29300 series belongs to ST's high-current LDO portfolio, engineered specifically for post-regulation in power-constrained systems where minimal dropout, high accuracy, and integrated protection are mandatory.
FAQ
What is the minimum input voltage required for LD29300D2T18R to maintain regulation at 3 A?
The minimum input voltage is calculated as VOUT + VDROP = 1.8 V + 0.4 V = 2.2 V. However, per Table 4, the absolute minimum operating input voltage is specified as 2.5 V across the full temperature range to guarantee stability and protection functionality under worst-case conditions.
Can LD29300D2T18R be used without the INH pin connected?
Yes. The INH pin is internally pulled up; leaving it unconnected defaults the device to enabled state. For reliable operation, ST recommends tying INH to VIN via a 10 kΩ resistor if not actively controlled, avoiding floating inputs that could cause erratic enable behavior.
What output capacitor value and type are required for stability?
A minimum 10 µF low-ESR ceramic capacitor (X5R or X7R dielectric) is required on the output. ST specifies CO ≥ 10 µF with ESR ≤ 100 mΩ; larger values improve transient response but do not affect basic stability. Tantalum or aluminum electrolytic capacitors are not recommended due to higher ESR and reliability concerns.
How does thermal performance differ between D2PAK and TO-220 packages?
D2PAK has RthJC = 3 °C/W (same as TO-220), but RthJA = 60 °C/W vs. 50 °C/W for TO-220. This means D2PAK relies more heavily on PCB copper area for heatsinking. With ≥4 cm² of 2-oz copper connected to the exposed pad, D2PAK achieves comparable thermal performance to TO-220 in compact SMT layouts.
LD29300D2T18R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.7V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 50 mA
- Current - Supply (Max):
- 100 mA
- PSRR:
- 72dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK
LD29300D2T18R FAQ
1.How can I place an order for LD29300D2T18R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD29300D2T18R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD29300D2T18R reliable?
The price and inventory of LD29300D2T18R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD29300D2T18R is usually 5 days.
3.What payment methods are accepted for LD29300D2T18R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD29300D2T18R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD29300D2T18R?
LD29300D2T18R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD29300D2T18R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD29300D2T18R?
For technical support, including LD29300D2T18R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD29300D2T18R requirements.
6.How does Aetrix verify that LD29300D2T18R is sourced from the original manufacturer or authorized distributors?
All LD29300D2T18R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD29300D2T18R meets industry standards.
7.What is the process for return or replacement of LD29300D2T18R?
All LD29300D2T18R units undergo pre-shipment inspection (PSI). If there is an issue with LD29300D2T18R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD29300D2T18R part is unused and in its original packaging.
Return procedure for LD29300D2T18R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD29300D2T18R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

