Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics LDK120PU-R

Name: LDK120PU-R
Brand: STMicroelectronics
SKU: LDK120PU-R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LDK120PU-R

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-XFDFN

Datasheet:: LDK120PU-R.pdf

Description:: IC REG LINEAR POS ADJ 200MA 6DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:315

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LDK120PU-R from STMicroelectronics is a 200 mA, adjustable-output low-dropout linear regulator with 100 mV typical dropout at 100 mA, 1 µA shutdown current, ±2.0% output voltage accuracy at 25 °C, and 51 µV_RMS output noise (10 Hz–100 kHz) when using a 10 nF bypass capacitor - designed for precision power rails in battery-powered imaging and communication subsystems.

For engineers reviewing the LDK120PU-R datasheet, LDK120PU-R pinout, LDK120PU-R application, or LDK120PU-R equivalent, key selection criteria include its DFN6 (1.2 × 1.3 mm) package footprint, logic-controlled enable input (V_EN < 0.4 V for shutdown), compatibility with 1 µF ceramic output capacitors, thermal shutdown at 160 °C, and guaranteed operation across –40 °C to +125 °C junction temperature.

Technical Context

The LDK120PU-R implements a PMOS pass transistor architecture enabling ultra-low dropout and near-zero quiescent current in shutdown mode. Its internal reference is buffered to the ADJ pin, delivering 800 mV ±16 mV at 25 °C, allowing precise external resistor-divider programming of output voltages from 0.8 V to V_IN – V_DROP.

It integrates short-circuit constant-current limiting (400 mA typ.), thermal foldback protection with 20 °C hysteresis, and supply voltage rejection of 55 dB (120 Hz–10 kHz). The device stabilizes with 1 µF ceramic C_OUT and supports optional 10 nF bypass capacitance on the ADJ pin to reduce output noise by >2×.

Key Specifications

Parameter	Value and Actual Design Meaning
Output current	200 mA guaranteed - supports high-efficiency biasing of image sensors and RF front-ends without thermal derating in DFN6 package.
Dropout voltage	100 mV typ. at 100 mA - enables regulation from 1.9 V input down to 0.8 V output, critical for single-cell Li-ion and Li-poly systems.
Quiescent current	60 µA max. at 200 mA load - minimizes standby power loss in always-on camera modules and Bluetooth audio subsystems.
Output noise	51 µV_RMS (10 Hz–100 kHz, with 10 nF BYP) - meets stringent analog supply requirements for CMOS image sensor analog signal chains.
Enable threshold	V_IL ≤ 0.4 V, V_IH ≥ 1.2 V - ensures robust interfacing with 1.8 V and 3.3 V logic controllers without level-shifting.
Operating temp.	–40 °C to +125 °C junction - qualified for automotive cabin cameras and industrial handheld scanners.
Package	DFN6 (1.2 × 1.3 mm, 0.45 mm height) - provides 30% smaller footprint than SOT23-5L while maintaining 237 °C/W θ_J-A thermal resistance.

Pinout & Package

LDK120PU-R is housed in a 6-pin DFN package (1.2 mm × 1.3 mm, 0.45 mm nominal height) with exposed thermal pad (pin 5) connected internally to GND for enhanced thermal performance. Pin 6 is not connected and must be left floating or tied to GND per layout guidelines.

Pin/Terminal	Circuit Role	Design Meaning
1 (IN)	Input voltage supply	Accepts 1.9–5.5 V DC; requires 1 µF ceramic input capacitor close to pin for stability and transient response.
2 (GND)	Power ground reference	Common return path for IN, OUT, EN, and ADJ; must be connected to thermal pad (pin 5) for optimal thermal dissipation.
3 (EN)	Logic enable control	Active-high digital input: <0.4 V = shutdown (<1 µA I_Q), >1.2 V = active; 100 nA leakage enables direct MCU GPIO drive.
4 (ADJ)	Adjustable feedback node	Sinks 1 µA reference current; sets V_OUT = 0.8 V × (1 + R1/R2); bypassed with 10 nF to reduce noise by ~70%.
5 (NC / Thermal pad)	Thermal and electrical ground	Internally connected to GND; soldered to PCB copper pour to achieve 104 °C/W θ_J-C and sustain 200 mA continuous load.
6 (OUT)	Regulated output voltage	Delivers user-programmed V_OUT; stable with 1 µF ceramic C_OUT; ESR <1 Ω required for full stability margin.

Key Features

Feature	Design Value
Ultra-low noise regulation	51 µV_RMS output noise with 10 nF bypass - enables clean analog power for high-resolution image sensors without post-LDO filtering.
Sub-1 µA shutdown current	1 µA max. I_Q in OFF mode - extends battery life in portable devices during sleep cycles without external load switches.
Ceramic capacitor compatible	Stable with 1 µF X5R/X7R ceramic C_OUT - eliminates need for costly tantalum or aluminum electrolytic capacitors and reduces BOM count.
Wide adjustable output range	0.8 V to V_IN – V_DROP - supports dynamic voltage scaling for processors and configurable I/O voltage domains in multi-rail systems.
Integrated protection	Thermal shutdown (160 °C) + hysteresis (20 °C) + 400 mA short-circuit current limit - prevents field failures in unattended embedded deployments.

Applications

Mobile Imaging Module

Wearable Audio Subsystem

Use Scenario: Powering analog front-end and ISP core in compact smartphone camera modules.

IC Role / Device Role / Timing Role: Adjustable LDO supplying 1.2 V to 1.8 V rails for CIS analog circuitry and 2.8 V for autofocus actuators.

Use Value: 51 µV_RMS noise and ±2% accuracy prevent image banding and color shift; DFN6 footprint saves space in 6 × 6 mm module layouts.

Use Scenario: Regulating bias voltage for MEMS microphones and Class-D headphone amplifiers in hearables.

IC Role / Device Role / Timing Role: Low-I_Q LDO delivering 1.8 V from coin-cell or rechargeable Li-poly source with fast enable/disable control.

Use Value: 1 µA shutdown current extends 3-month battery life; 100 mV dropout allows full utilization of dying battery voltage down to 1.9 V.

Industrial Barcode Scanner

Automotive Cabin Camera

Use Scenario: Providing stable 3.3 V rail for laser diode driver and CMOS image sensor in handheld scanners.

IC Role / Device Role / Timing Role: High-PSRR LDO rejecting ripple from switching DC/DC converters powering motor and interface circuits.

Use Value: 55 dB SVR at 1 kHz suppresses switching noise coupling into image data path; –40 °C to +125 °C rating ensures reliability in warehouse environments.

Use Scenario: Supplying 1.2 V core and 2.8 V I/O to 5 MP image sensor in AEC-Q100 grade rear-view camera.

IC Role / Device Role / Timing Role: Automotive-qualified LDO with thermal foldback protecting against lens heater-induced ambient rise.

Use Value: 160 °C thermal shutdown with 20 °C hysteresis prevents latch-up during prolonged exposure to 85 °C cabin temperatures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar adjustable LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Torex XC6219B122MR-G	150 mA output, 250 mV dropout at 100 mA, 30 µV_RMS noise (no bypass), SOT23-5 only	Limited to fixed outputs; no ADJ pin - unsuitable for programmable voltage rails	Select only if fixed 1.2 V output suffices and 150 mA load ceiling is acceptable.
Analog Devices ADM7172ACPZ-R7	200 mA, 175 mV dropout, 7 µV_RMS noise, 6-pin LFCSP, higher cost	Requires 4.7 µF ceramic C_OUT; tighter 0.8% initial accuracy but overkill for consumer imaging	Prefer for ultra-low-noise medical imaging; avoid for cost-sensitive mobile designs where 51 µV_RMS is sufficient.

Compared with XC6219B122MR-G, LDK120PU-R delivers 33% higher output current and true adjustability; versus ADM7172ACPZ-R7, it achieves 7× lower system cost and 3× smaller footprint while meeting noise requirements for mainstream camera modules.

Availability

LDK120PU-R is available at Aetrix Electronics and suitable for mobile imaging modules, wearable audio subsystems, industrial barcode scanners, and automotive cabin cameras requiring stable component supply with long-term manufacturability through July 2026.

Supply support for LDK120PU-R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.

The LDK120 series belongs to ST's high-performance analog power management portfolio, engineered specifically for ultra-low-noise, low-quiescent-current regulation in space-constrained, battery-operated portable electronics.

FAQ

What is the minimum input voltage required for LDK120PU-R to regulate a 1.2 V output?

The minimum input is determined by dropout voltage: V_IN(MIN) = V_OUT + V_DROP. At 100 mA load, typical dropout is 100 mV, so V_IN(MIN) = 1.3 V. However, the absolute minimum specified input is 1.9 V per datasheet - this ensures guaranteed 200 mA output, full temperature range operation, and compliance with all electrical characteristics including line/load regulation and noise.

Can LDK120PU-R be used with a 2.2 µF ceramic output capacitor instead of 1 µF?

Yes - the datasheet specifies C_OUT range of 1 µF to 22 µF. A 2.2 µF X5R ceramic capacitor improves load transient response and reduces output impedance above 100 kHz, while remaining within the stable ESR region (0.01–10 Ω). No compensation changes are needed; the device remains unconditionally stable per Figure 26's stability region plot.

Is the thermal pad (pin 5) electrically connected, and how should it be routed?

Yes - pin 5 is the exposed thermal pad, internally connected to GND. It must be soldered to a dedicated PCB copper pour tied directly to the main GND plane via ≥4 thermal vias (0.3 mm diameter, spaced ≤1 mm apart). This achieves the rated 104 °C/W θ_J-C and prevents thermal shutdown under 200 mA continuous load at 85 °C ambient.

Does the ADJ pin require a minimum load current to maintain regulation accuracy?

No - the ADJ pin draws only 1 µA (typ.) reference current, and regulation accuracy (±2% at 25 °C) is specified with I_OUT = 1 mA to 200 mA. The 1 µA current is internally generated and stable across temperature; external resistor dividers can use values up to 1 MΩ without degrading accuracy, enabling ultra-low-power feedback networks.

LDK120PU-R Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 6-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Adjustable

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 0.8V

Voltage - Output (Max):: 5.2V

Voltage Dropout (Max):: 0.3V @ 200mA

Current - Output:: 200mA

Current - Quiescent (Iq):: 60 µA

Current - Supply (Max):: 100 µA

PSRR:: 55dB (120Hz ~ 10kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-DFN (1.2x1.3)

LDK120PU-R FAQ

1.How can I place an order for LDK120PU-R through Aetrix?

Please submit a Request for Quotation (RFQ) for LDK120PU-R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LDK120PU-R reliable?

The price and inventory of LDK120PU-R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDK120PU-R is usually 5 days.

3.What payment methods are accepted for LDK120PU-R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDK120PU-R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LDK120PU-R?

LDK120PU-R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LDK120PU-R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LDK120PU-R?

For technical support, including LDK120PU-R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDK120PU-R requirements.

6.How does Aetrix verify that LDK120PU-R is sourced from the original manufacturer or authorized distributors?

All LDK120PU-R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDK120PU-R meets industry standards.

7.What is the process for return or replacement of LDK120PU-R?

All LDK120PU-R units undergo pre-shipment inspection (PSI). If there is an issue with LDK120PU-R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LDK120PU-R part is unused and in its original packaging.

Return procedure for LDK120PU-R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …