Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics LDK130C12R

Name: LDK130C12R
Brand: STMicroelectronics
SKU: LDK130C12R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LDK130C12R

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: LDK130C12R.pdf

Description:: IC REG LINEAR 1.2 300MA SOT323-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:766

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LDK130C12R from STMicroelectronics is an AEC-Q100 Grade 1 automotive-qualified low-dropout linear regulator delivering 300 mA output current with 100 mV typical dropout at 100 mA, 30 µA typical quiescent current, ±2.0% output voltage accuracy at 25 °C, and operation from 1.9 V to 5.5 V input. It serves as a precision post-regulator in battery-powered ADAS domain controllers requiring ultra-low noise and stable voltage under wide temperature variation.

For engineers reviewing the LDK130C12R datasheet, LDK130C12R pinout, LDK130C12R application, or LDK130C12R equivalent, this page provides verified package mapping (SOT23-5L), validated pin functions, confirmed automotive-grade thermal performance (−40 °C to 125 °C), and real-world noise/PSRR behavior critical for power-sensitive sensor and MCU supply rails.

Technical Context

The LDK130C12R implements a PMOS pass transistor architecture enabling ultra-low dropout and near-zero gate-drive current dependency, supporting stable regulation down to 1.9 V input while maintaining 12 V output capability only via external resistor network in adjustable mode - but C12R denotes fixed 1.2 V output. Its internal bandgap reference and error amplifier deliver ±2.0% initial accuracy with <0.006 %/mA load regulation and <0.05 %/V line regulation across temperature.

It integrates logic-controlled shutdown (EN pin), thermal shutdown at 160 °C with 20 °C hysteresis, short-circuit current limiting (~450 mA), and full compatibility with 1 µF ceramic output capacitors - eliminating need for electrolytic or tantalum types. Noise performance is optimized via optional 10 nF bypass capacitor on the BYP pin, achieving 51 µV_RMS (10 Hz–100 kHz) for fixed-output variants.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.2 V ±2.0% at 25 °C - ensures stable core voltage for 1.2 V logic domains without external feedback resistors.
Max Output Current	300 mA guaranteed - supports single-core microcontrollers, CAN transceivers, or dual-sensor interfaces in compact automotive modules.
Dropout Voltage	100 mV typ. at 100 mA - enables regulation from 1.3 V input, critical for LiFePO₄ or partially discharged Li-ion battery rails.
Quiescent Current	30 µA typ. (active), <1 µA (shutdown) - extends battery life in always-on vehicle telematics and intrusion detection systems.
Output Noise	51 µV_RMS (10 Hz–100 kHz) with 10 nF BYP cap - meets stringent noise requirements for image sensor analog supply and ADC reference rails.
PSRR	55 dB (120 Hz–10 kHz) - suppresses ripple from upstream DC-DC converters feeding camera or radar subsystems.
Operating Temp	−40 °C to +125 °C junction - qualified for under-hood and ADAS ECU placement per AEC-Q100 Grade 1.

Pinout & Package

SOT23-5L package: 5-pin surface-mount, 2.9 mm × 1.6 mm × 1.1 mm body, exposed thermal pad not present, RoHS-compliant, ECOPACK2 certified.

Pin/Terminal	Circuit Role	Design Meaning
1 (IN)	Input voltage supply	Accepts 1.9–5.5 V; must be decoupled with ≥1 µF ceramic capacitor close to pin.
2 (GND)	Power ground reference	Common return path for IN, OUT, EN, and BYP; requires low-inductance PCB connection to minimize noise coupling.
3 (EN)	Enable control input	Active-high logic: VIH ≥1.2 V, VIL ≤0.4 V; drives device into sub-1 µA shutdown when pulled low.
4 (BYP)	Bypass capacitor terminal (fixed version)	Optional 10 nF capacitor reduces output noise; floating if unused - no routing or stubs permitted.
5 (OUT)	Regulated output voltage	Delivers 1.2 V ±2.0%; requires ≥1 µF ceramic output capacitor with ESR ≤1 Ω for stability.

Key Features

Feature	Design Value
AEC-Q100 Grade 1 qualification	Validated for automotive use up to +125 °C ambient, including temperature cycling, HAST, and mechanical shock testing.
Ultra-low-noise regulation	51 µV_RMS output noise with 10 nF BYP cap - enables clean power for high-resolution analog front-ends in radar SoCs.
Ceramic-capacitor stability	Stable with 1 µF X5R/X7R ceramic output capacitor - eliminates cost, size, and reliability penalties of tantalum alternatives.
Thermal & short-circuit protection	Auto-recovery thermal shutdown at 160 °C with 20 °C hysteresis; constant-current short-circuit limit ~450 mA.
Logic-compatible enable	CMOS-level EN input compatible with 1.8 V/3.3 V microcontrollers - no level-shifting required in mixed-voltage domains.

Applications

ADAS Camera Power Supply

Automotive Telematics Core Rail

Use Scenario: Powers 1.2 V core of image signal processor (ISP) in rear-view camera module operating continuously at −40 °C to +85 °C ambient.

IC Role / Device Role / Timing Role: Primary low-noise post-regulator converting 3.3 V DC-DC output to clean 1.2 V core supply; regulates during engine cranking transients.

Use Value: 51 µV_RMS noise prevents fixed-pattern noise in CMOS image sensors; 100 mV dropout sustains regulation during 2.5 V minimum battery dips.

Use Scenario: Supplies 1.2 V core voltage to LTE modem SoC in vehicle tracking unit powered by 12 V battery via buck converter.

IC Role / Device Role / Timing Role: Always-on LDO enabling fast wake-from-sleep response; EN pin synchronized to modem's sleep controller.

Use Value: 1 µA shutdown current extends GPS tracking battery life to >3 months in backup mode; AEC-Q100 qualification ensures field reliability.

Infotainment System Audio Codec Rail

Body Control Module Sensor Interface

Use Scenario: Provides ultra-low-noise 1.2 V bias to stereo audio codec ADC/DAC in head-unit, co-located with switching power supplies.

IC Role / Device Role / Timing Role: Noise-suppressing LDO isolating analog audio path from digital switching noise; BYP pin used with 10 nF cap.

Use Value: 55 dB PSRR attenuates 100 kHz–10 MHz switching noise from adjacent DC-DC stages; ±2.0% accuracy maintains THD+N spec.

Use Scenario: Powers 1.2 V reference and signal conditioning circuitry for MEMS pressure sensors in door module, operating intermittently.

IC Role / Device Role / Timing Role: Precision voltage source enabling ratiometric measurement; enabled only during sensor read cycles via MCU GPIO.

Use Value: 30 µA quiescent current minimizes average power draw during 99% idle time; −40 °C to +125 °C range covers full cabin thermal envelope.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-noise, automotive LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TI TPS7A0512PDBVR	1.2 V fixed, 200 mA max, 25 µA IQ, but only AEC-Q100 Grade 2 (−40 °C to +105 °C).	Limited to cabin-located modules; insufficient for under-hood or radar ECU placement.	Select only for cost-sensitive interior applications where 105 °C max ambient suffices.
ON Semi NCP115ASN120T2G	1.2 V fixed, 300 mA, 45 µA IQ, AEC-Q100 Grade 1, but 250 mV dropout at 100 mA (2.5× higher than LDK130C12R).	Requires higher input voltage margin; unsuitable for low-VIN battery backup paths.	Use where input voltage is stable ≥2.5 V; avoid in LiFePO₄ or cold-cranking scenarios.

Compared with TPS7A0512PDBVR and NCP115ASN120T2G, the LDK130C12R uniquely combines Grade 1 temperature rating, 100 mV dropout, and 51 µV_RMS noise - making it the only choice for noise-critical, wide-input automotive cores where both thermal robustness and efficiency are non-negotiable.

Availability

LDK130C12R is available at Aetrix Electronics and suitable for ADAS camera modules, automotive telematics units, infotainment audio subsystems, and body control sensor interfaces requiring stable component supply across extended temperature and long product lifecycles.

Supply support for LDK130C12R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade analog devices since 1987.

The LDK130 series belongs to ST's automotive-optimized LDO portfolio, engineered specifically for power integrity in ADAS, body electronics, and infotainment systems where low noise, AEC-Q100 compliance, and ceramic-capacitor compatibility are mandatory.

FAQ

Is LDK130C12R pin-compatible with other LDK130 variants?

Yes - all LDK130 variants (including adjustable and other fixed-output versions) share identical SOT23-5L pinout and footprint. Pin 1 is IN, Pin 2 is GND, Pin 3 is EN, Pin 4 is BYP (or ADJ), and Pin 5 is OUT. No layout change is needed when swapping between fixed-output codes like C12R, C18R, or C33R.

What is the minimum recommended output capacitance for stability?

The minimum recommended output capacitance is 1 µF X5R/X7R ceramic with ESR ≤1 Ω. The datasheet confirms unconditional stability across 1–22 µF range; values below 1 µF risk oscillation under load transients, especially above 100 mA.

Does LDK130C12R require a bypass capacitor on the BYP pin?

No - the BYP pin is optional. When used, a 10 nF ceramic capacitor reduces output noise to 51 µV_RMS; if omitted, the pin must be left floating with no PCB trace or stub. Do not tie BYP to GND or VOUT - this violates internal biasing and degrades noise performance.

Can LDK130C12R operate with input voltage below 1.9 V?

No - absolute minimum input voltage is 1.9 V per datasheet specifications. Operation below this risks loss of regulation, increased dropout, or undefined behavior. For sub-1.9 V inputs, consider ST's STLQ015 series (1.5 V min VIN), which shares similar noise and quiescent current specs but different pinout.

LDK130C12R Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1.2V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.4V @ 300mA

Current - Output:: 300mA

Current - Quiescent (Iq):: 60 µA

Current - Supply (Max):: 120 µA

PSRR:: 55dB (120Hz ~ 10kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-323-5

LDK130C12R FAQ

1.How can I place an order for LDK130C12R through Aetrix?

Please submit a Request for Quotation (RFQ) for LDK130C12R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LDK130C12R reliable?

The price and inventory of LDK130C12R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDK130C12R is usually 5 days.

3.What payment methods are accepted for LDK130C12R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDK130C12R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LDK130C12R?

LDK130C12R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LDK130C12R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LDK130C12R?

For technical support, including LDK130C12R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDK130C12R requirements.

6.How does Aetrix verify that LDK130C12R is sourced from the original manufacturer or authorized distributors?

All LDK130C12R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDK130C12R meets industry standards.

7.What is the process for return or replacement of LDK130C12R?

All LDK130C12R units undergo pre-shipment inspection (PSI). If there is an issue with LDK130C12R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LDK130C12R part is unused and in its original packaging.

Return procedure for LDK130C12R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …