NXP Semiconductors LPC1115FET48/303151
- Part No.:
- LPC1115FET48/303151
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-TFBGA
- Datasheet:
-
LPC1115FET48/303151.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,851
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1115FET48/303151 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in TFBGA48 package, operating up to 50 MHz with 64 kB flash, 8 kB SRAM, one UART with RS-485 support, one I²C-bus interface (Fast-mode Plus, 1 Mbit/s), two SPI controllers, four timers, and a 10-bit ADC-designed for low-power industrial control and smart metering applications.
For engineers reviewing the LPC1115FET48/303151 datasheet, LPC1115FET48/303151 pinout, LPC1115FET48/303151 application, or LPC1115FET48/303151 equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options for embedded design and BOM optimization.
Technical Context
The LPC1115FET48/303151 belongs to the LPC1100XL series, featuring a windowed watchdog timer (WWDT), power profiles in boot ROM for runtime power/performance tuning, and configurable open-drain GPIO mode. It supports fractional baud rate generation in UART and dual SPI with FIFO and multi-protocol capability.
Its clock system includes a 12 MHz internal RC oscillator trimmed to ±1 %, crystal oscillator (1–25 MHz), programmable watchdog oscillator (9.4 kHz–2.3 MHz), and PLL enabling full 50 MHz CPU operation from low-frequency sources. The device operates from a single 1.8 V–3.6 V supply and supports Sleep, Deep-sleep, and Deep power-down modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation |
| Flash Memory | 64 kB on-chip flash with ISP/IAP support and page erase |
| SRAM | 8 kB on-chip SRAM for data and stack storage |
| ADC | 10-bit successive approximation ADC with up to 8 input channels |
| I²C Interface | Full I²C-bus specification + Fast-mode Plus (1 Mbit/s) with monitor mode |
| GPIO | Up to 42 pins with configurable pull-up/pull-down and open-drain mode |
| Package | TFBGA48: 4.5 mm × 4.5 mm × 0.7 mm, 48-ball fine-pitch array |
Pinout & Package
TFBGA48 package: plastic thin fine-pitch ball grid array, 48 solder balls, body size 4.5 mm × 4.5 mm × 0.7 mm, intended for space-constrained PCB layouts requiring high I/O density and thermal efficiency.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | VSS | Ground reference for analog and digital domains |
| A2 | PIO0_0 / RESET | Active-low reset input with internal pull-up; also general-purpose I/O |
| A3 | XTALIN | Input for external crystal or clock source (1–25 MHz) |
| A4 | SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | Serial Wire Debug I/O; ADC channel 4; 32-bit timer match output |
| B1 | VDD | Core and I/O supply (1.8 V–3.6 V) |
| B2 | PIO0_1 / CLKOUT / CT32B0_MAT2 | Programmable clock output; 32-bit timer match output |
| B3 | XTALOUT | Crystal oscillator output; connects to external crystal |
| B4 | PIO0_2 / SSEL0 / CT16B0_CAP0 | Slave select for SPI0; 16-bit timer capture input |
| C1 | PIO0_3 | General-purpose I/O with interrupt capability |
| C2 | PIO0_4 / SCL | I²C-bus clock line with Fast-mode Plus drive strength |
| C3 | PIO0_5 / SDA | I²C-bus data line with Fast-mode Plus drive strength |
| C4 | PIO0_6 / SCK0 | SPI0 serial clock; shared with timer capture function |
| D1 | PIO0_7 / CTS | UART clear-to-send input with hardware flow control |
| D2 | PIO0_8 / MISO0 / CT16B0_MAT0 | SPI0 master-in/slave-out; 16-bit timer match output |
| D3 | PIO0_9 / MOSI0 / CT16B0_MAT1 | SPI0 master-out/slave-in; 16-bit timer match output |
| D4 | SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | SWD clock input; SPI0 clock; 16-bit timer match output |
| E1 | R / PIO0_11 / AD0 / CT32B0_MAT3 | Reset-activated I/O; ADC channel 0; 32-bit timer match output |
| E2 | PIO1_0 / AD1 / CT32B1_CAP0 | ADC channel 1; 32-bit timer capture input |
| E3 | PIO1_1 / AD2 / CT32B1_MAT0 | ADC channel 2; 32-bit timer match output |
| E4 | R / PIO1_2 / AD3 / CT32B1_MAT1 | Reset-activated I/O; ADC channel 3; 32-bit timer match output |
| F1 | PIO1_3 / AD4 / CT32B1_MAT2 | ADC channel 4; 32-bit timer match output (also SWDIO) |
| F2 | PIO1_4 / AD5 / CT32B1_MAT3 / WAKEUP | ADC channel 5; wake-up source from Deep-sleep mode |
| F3 | PIO1_5 / RTS / CT32B0_CAP0 | UART request-to-send; 32-bit timer capture input |
| F4 | PIO1_6 / RXD / CT32B0_MAT0 | UART receive input; 32-bit timer match output |
| G1 | PIO1_7 / TXD / CT32B0_MAT1 | UART transmit output; 32-bit timer match output |
| G2 | PIO1_8 / CT16B1_CAP0 | 16-bit timer capture input |
| G3 | PIO1_9 / CT16B1_MAT0 / MOSI1 | 16-bit timer match output; SPI1 master-out/slave-in |
| G4 | PIO1_10 / AD6 / CT16B1_MAT1 / MISO1 | ADC channel 6; 16-bit timer match output; SPI1 MISO |
| H1 | PIO1_11 / AD7 / CT32B1_CAP1 | ADC channel 7; 32-bit timer capture input |
| H2 | PIO2_0 / DTR / SSEL1 | UART data terminal ready; SPI1 slave select |
| H3 | PIO2_1 / DSR / SCK1 | UART data set ready; SPI1 serial clock |
| H4 | PIO2_2 / DCD / MISO1 | UART data carrier detect; SPI1 master-in/slave-out |
| A5 | PIO2_3 / RI / MOSI1 | UART ring indicator; SPI1 master-out/slave-in |
| A6 | PIO2_4 / CT16B1_MAT1 / SSEL1 | 16-bit timer match output; SPI1 slave select |
| B5 | PIO2_5 / CT32B0_MAT0 | 32-bit timer match output |
| B6 | PIO2_6 / CT32B0_MAT1 | 32-bit timer match output |
| C5 | PIO2_7 / CT32B0_MAT2 / RXD | 32-bit timer match output; UART receive input |
| C6 | PIO2_8 / CT32B0_MAT3 / TXD | 32-bit timer match output; UART transmit output |
| D5 | PIO2_9 / CT32B0_CAP0 | 32-bit timer capture input |
| D6 | PIO2_10 | General-purpose I/O with interrupt capability |
| E5 | PIO2_11 / SCK0 | SPI0 serial clock (shared with PIO0_6) |
| E6 | PIO3_0 / DTR / CT16B0_MAT0 / TXD | UART data terminal ready; 16-bit timer match output; TXD |
| F5 | PIO3_1 / DSR / CT16B0_MAT1 / RXD | UART data set ready; 16-bit timer match output; RXD |
| F6 | PIO3_2 / DCD / CT16B0_MAT2 / SCK1 | UART data carrier detect; 16-bit timer match output; SPI1 clock |
| G5 | PIO3_3 / RI / CT16B0_CAP0 | UART ring indicator; 16-bit timer capture input |
| G6 | PIO3_4 / CT16B0_CAP1 / RXD | 16-bit timer capture input; secondary UART RXD |
| H5 | PIO3_5 / CT16B1_CAP1 / TXD | 16-bit timer capture input; secondary UART TXD |
| H6 | VSS | Digital ground return path |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer (WWDT) | Enables fail-safe recovery with time-windowed refresh to prevent accidental or malicious resets |
| Power Profiles in Boot ROM | Runtime-selectable performance/power trade-offs via single API call-no firmware recompile needed |
| Configurable Open-Drain GPIO | Supports wired-AND bus topologies (e.g., I²C, SMBus) and level translation without external components |
| RS-485 UART Support | Hardware-enabled half-duplex differential communication with automatic direction control via DE pin logic |
| 20 mA High-Current Drive | Single GPIO pin drives LEDs or small relays directly-eliminates external driver transistors in simple loads |
Applications
| Smart Metering | Industrial Control Panel |
|---|---|
Use Scenario: Bidirectional energy measurement with tamper detection and secure data logging in residential electricity meters. IC Role / Device Role / Timing Role: Main application controller managing metrology IC interface, LCD display, RS-485 communication, and secure boot. Use Value: 64 kB flash stores encrypted firmware and tariff tables; WWDT ensures reliable recovery during power glitches on utility grids. | Use Scenario: Local HMI and sensor aggregation node in factory automation cabinets with DIN-rail mounting. IC Role / Device Role / Timing Role: Real-time I/O coordinator handling pushbutton inputs, LED status indicators, and Modbus RTU over RS-485. Use Value: 42 GPIO pins support direct connection of 16+ discrete inputs/outputs; 10-bit ADC reads analog sensors without external signal conditioning. |
| LED Lighting Driver | Security Alarm System |
Use Scenario: Constant-current dimmable driver for commercial LED troffers with DALI or 0–10 V interface. IC Role / Device Role / Timing Role: PWM generator and communication bridge between DALI transceiver and analog dimming circuitry. Use Value: Two independent SPI interfaces manage DALI PHY and LED current DAC simultaneously; 50 MHz core enables smooth 16-bit dimming resolution. | Use Scenario: Zone monitoring and keypad interface in residential intrusion alarm panels with battery backup. IC Role / Device Role / Timing Role: Low-power sensor hub waking from Deep-sleep on PIR or door contact events, then initiating GSM transmission. Use Value: Deep power-down mode draws <1 μA; wake-up on 13 GPIO pins allows flexible zone expansion without additional logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FBD48/333 | Same LQFP48 package, 56 kB flash, no WWDT, no power profiles | Lower-cost option where advanced safety and runtime power tuning are not required | Select when board layout uses LQFP48 and firmware size stays under 56 kB |
| LPC11U14FBD48/303 | USB 2.0 device controller, same flash/SRAM, enhanced debug features | Applications needing host-attached programming, HID, or CDC interfaces | Choose only if USB connectivity is mandatory and TFBGA48 footprint can be adapted to LQFP48 |
Compared with LPC1114FBD48/333 and LPC11U14FBD48/303, the LPC1115FET48/303151 uniquely combines TFBGA48 miniaturization, 64 kB flash headroom, WWDT, and boot-ROM power profiles-making it optimal for space-constrained, safety-aware, and battery-backed designs where runtime adaptability matters.
Availability
LPC1115FET48/303151 is available at Aetrix Electronics and suitable for smart metering, industrial control panels, LED lighting drivers, security alarm systems, and white goods requiring stable component supply across extended temperature ranges (−40 °C to +85 °C).
Supply support for LPC1115FET48/303151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC1100XL series-including LPC1115FET48/303151-is engineered for cost-sensitive, low-power embedded control applications demanding robustness, code density, and simplified power management in compact form factors.
FAQ
What is the maximum operating frequency of the LPC1115FET48/303151?
The LPC1115FET48/303151 operates at a maximum CPU frequency of 50 MHz, enabled by its integrated PLL that accepts input from either the internal 12 MHz RC oscillator (±1 % accuracy) or an external crystal (1–25 MHz). This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and supply voltage range (1.8 V–3.6 V), as confirmed in the official NXP datasheet Rev. 9.2.
Does the LPC1115FET48/303151 support hardware-based RS-485 communication?
Yes, the LPC1115FET48/303151 UART includes built-in RS-485 support with automatic direction control logic. It generates the DE (driver enable) signal internally based on transmit activity, eliminating the need for external GPIO toggling or discrete logic. This feature is explicitly documented in Section 2 ("Features and benefits") and Figure 2 (block diagram) of the datasheet.
How many ADC channels does the LPC1115FET48/303151 provide, and what is their resolution?
The LPC1115FET48/303151 integrates a single 10-bit successive approximation ADC with multiplexing across up to eight input channels (AD[7:0]), all accessible on the TFBGA48 package. Channel count depends on package: TFBGA48 supports the full 8-channel configuration, as confirmed in Table 2 and Figure 5 (pin configuration) of the datasheet.
Is the LPC1115FET48/303151 pin-compatible with other LPC11xx devices in TFBGA48?
No-LPC1115FET48/303151 is not pin-compatible with earlier LPC11xx TFBGA48 variants such as LPC1114FET48/303. While both use the same 48-ball footprint, pin functions differ significantly (e.g., ADC channel allocation, timer match/capture assignments, and peripheral routing). Pin compatibility is only guaranteed within identical type numbers; cross-package substitution requires full schematic and layout review.
What debug interface does the LPC1115FET48/303151 support, and what pins are required?
The LPC1115FET48/303151 supports Serial Wire Debug (SWD) using two dedicated pins: SWDIO (ball A4) and SWCLK (ball D4). These pins are multiplexed with GPIO and timer functions but default to debug mode on reset. No JTAG interface is implemented-SWD is the sole debug transport, consistent with all LPC1100XL series devices per Section 2 and Figure 2 of the datasheet.
LPC1115FET48/303151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-TFBGA
- Series:
- LPC1100XL
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1115FET48/303151 FAQ
1.How can I place an order for LPC1115FET48/303151 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1115FET48/303151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1115FET48/303151 reliable?
The price and inventory of LPC1115FET48/303151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1115FET48/303151 is usually 5 days.
3.What payment methods are accepted for LPC1115FET48/303151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1115FET48/303151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1115FET48/303151?
LPC1115FET48/303151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1115FET48/303151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1115FET48/303151?
For technical support, including LPC1115FET48/303151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1115FET48/303151 requirements.
6.How does Aetrix verify that LPC1115FET48/303151 is sourced from the original manufacturer or authorized distributors?
All LPC1115FET48/303151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1115FET48/303151 meets industry standards.
7.What is the process for return or replacement of LPC1115FET48/303151?
All LPC1115FET48/303151 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1115FET48/303151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1115FET48/303151 part is unused and in its original packaging.
Return procedure for LPC1115FET48/303151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1115FET48/303151 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

