Monolithic Power Systems Inc. MP20045DQ-LF-P
- Part No.:
- MP20045DQ-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
MP20045DQ-LF-P.pdf
- Description:
- IC REG LINEAR POS ADJ 1A 8QFN
- Quantity:
- Payment:

- Shipping:

Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP20045DQ-LF-P from Monolithic Power Systems is a low-noise, 1A adjustable-output LDO linear regulator featuring 140mV dropout at full load, 110μA ground current, and 13μVRMS output noise. It operates from 2.5V to 5.5V input and delivers stable 1.5V–5V output via external resistor divider. Used in battery-powered handheld instruments requiring clean, efficient local regulation.
For engineers reviewing the MP20045DQ-LF-P datasheet, MP20045DQ-LF-P pinout, MP20045DQ-LF-P application, or MP20045DQ-LF-P equivalent, key selection criteria include dropout voltage under 1A load, PSRR of 56dB at 1kHz, open-drain power-good signaling, thermal shutdown at 150°C, and QFN8 (3mm×3mm) package compatibility with high-density PCB layouts.
Technical Context
The MP20045DQ-LF-P employs an internal PMOS pass transistor enabling ultra-low dropout and minimal quiescent current. Its feedback architecture uses a precise 1.5V reference with ±2.5% output voltage accuracy across temperature and line/load conditions.
It integrates open-drain PG monitoring with 1.1V–1.3V trip threshold, EN-controlled logic-level enable/disable (1.5V high, 0.4V low), and foldback current limiting that sustains 1.4A–3.0A in-regulation limit depending on input voltage - all while maintaining thermal shutdown hysteresis of 20°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1A continuous - supports single-rail powering of microcontrollers or RF ICs without derating at TA ≤ 85°C. |
| Dropout Voltage | 140mV at 1A - enables operation with only 140mV headroom above output, critical for Li-ion battery systems down to 2.8V. |
| Ground Current | 110μA at 100μA load - extends battery life in always-on sensor nodes or standby circuits. |
| Output Noise | 13μVRMS (10Hz–100kHz) - meets stringent analog/RF supply requirements without additional filtering. |
| PSRR | 56dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding sensitive ADCs or PLLs. |
| Thermal Shutdown | 150°C with 20°C hysteresis - prevents permanent damage during sustained overload or poor heatsinking. |
| Enable Threshold | EN high = ≥1.5V, low = ≤0.4V - compatible with standard GPIOs and allows direct connection to system power rails. |
Pinout & Package
MP20045DQ-LF-P is housed in an 8-pin QFN package (3mm × 3mm) with exposed thermal pad connected to GND. The compact footprint supports high-density portable designs and provides θJA = 50°C/W on a 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1,2) | Input supply rail | Dual-input configuration requires external connection to 2.5V–5.5V source; bypassed with 2.2μF ceramic capacitor. |
| VOUT (Pins 3,4) | Regulated output | Delivers adjustable 1.5V–5V; must be externally tied together and bypassed with low-ESR 2.2μF ceramic cap. |
| FB (Pin 5) | Feedback node | Accepts 1.5V reference threshold; connects to resistor divider midpoint for adjustable output configuration. |
| GND (Pin 6) | Ground reference & thermal path | Exposed pad must be soldered to large PCB ground plane for optimal thermal performance and noise immunity. |
| PG (Pin 7) | Power-good status | Open-drain output asserts low when VOUT is within ±6% of target; requires external pull-up for system monitoring. |
| EN (Pin 8) | Enable control | Logic-level input; drives high ≥1.5V to activate regulator, low ≤0.4V to disable - never left floating. |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise regulation | 13μVRMS output noise enables direct powering of precision ADCs, audio codecs, and RF synthesizers. |
| PMOS pass element | Enables 140mV dropout at 1A and eliminates reverse-current flow, simplifying input protection design. |
| Integrated power-good | Open-drain PG pin provides system-level power sequencing and fault detection without external comparators. |
| Thermal + current protection | Auto-recovering thermal shutdown (150°C) and foldback current limit prevent latch-up during short-circuit events. |
| Adjustable + fixed variants | Same footprint supports both adjustable (via FB) and factory-set outputs (1.8V/2.5V), reducing BOM complexity. |
Applications
| Hand-Held Instruments | Cordless Telephones |
|---|---|
Use Scenario: Portable multimeter with dual ADCs and LCD backlight requiring stable 3.3V rail from single-cell Li-ion. IC Role / Device Role / Timing Role: Primary low-noise LDO supplying analog front-end and digital core; no timing function. Use Value: 13μVRMS noise avoids signal corruption in 16-bit measurements; 110μA quiescent current extends battery runtime beyond 8 hours. | Use Scenario: DECT cordless handset with Bluetooth LE radio and voice codec operating from 3.7V battery. IC Role / Device Role / Timing Role: Local 2.8V supply for RF transceiver and audio DAC; decouples noise from shared SMPS rail. Use Value: 56dB PSRR at 1kHz attenuates 2MHz DC/DC ripple, preventing audible beat frequencies in speaker output. |
| Notebook Subsystem | PDA Power Management |
Use Scenario: USB-C dock auxiliary rail powering FPGA I/O banks and display interface logic. IC Role / Device Role / Timing Role: Post-regulator delivering clean 1.8V from 5V PD bus; ensures signal integrity for high-speed SerDes links. Use Value: 140mV dropout allows regulation down to 3.2V input as PD voltage sags, maintaining link stability during peak current bursts. | Use Scenario: Legacy PDA with ARM9 processor, touchscreen controller, and SD card interface. IC Role / Device Role / Timing Role: Main 3.3V system rail with EN-controlled power gating during sleep modes. Use Value: 5μA shutdown current enables weeks of calendar standby; PG signal validates boot readiness before waking CPU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | Fixed 1.8V output only; 150mV dropout at 1A; 25μA IQ; no PG pin. | Lacks adjustability and power-good monitoring - suitable only for static-voltage, low-IQ applications. | Select when cost-sensitive, fixed-VOUT designs require minimal quiescent current and no sequencing support. |
| Analog Devices ADP1740ACPZ-1.8-R7 | Fixed 1.8V; 120mV dropout; 200μA IQ; integrated soft-start; no PG. | Higher ground current and no status reporting - trades noise performance for startup control. | Prefer when inrush current limiting is critical and system-level power monitoring is handled elsewhere. |
Compared with XC6210B182MR-G and ADP1740ACPZ-1.8-R7, MP20045DQ-LF-P uniquely combines adjustable output, open-drain PG, 13μVRMS noise, and 110μA IQ in a 3mm×3mm QFN - making it optimal for space-constrained, battery-powered systems needing flexible, monitored regulation.
Availability
MP20045DQ-LF-P is available at Aetrix Electronics and suitable for notebook computers, cordless telephones, cellular phones, and hand-held instruments requiring stable component supply with RoHS-compliant packaging and tape-and-reel delivery.
Supply support for MP20045DQ-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The MP20045 belongs to MPS's low-noise LDO product line, engineered specifically for battery-powered portable electronics where ultra-low dropout, minimal quiescent current, and high PSRR are essential for analog/RF subsystem integrity.
FAQ
What output capacitor is required for stable operation?
The MP20045DQ-LF-P requires a minimum 2.2μF ceramic output capacitor with ESR below 0.9Ω. A 2.2μF X5R/X7R capacitor placed close to VOUT and GND pins ensures stability across load and temperature ranges, per Figure 2 in the datasheet. Larger values improve transient response but increase board area.
How does the power-good (PG) pin function during startup and fault conditions?
The PG pin is an open-drain output that pulls low when VOUT drops below 86% of its nominal value (e.g., <2.41V for a 2.8V output). During startup, PG remains low until VOUT reaches regulation and stabilizes; it asserts high after a typical 100μs delay. Under overcurrent or thermal shutdown, PG goes low to signal fault.
Can the MP20045DQ-LF-P be used with input voltages below 2.5V?
No. The absolute minimum input voltage is 2.5V per Recommended Operating Conditions, and UVLO triggers at 2.0V–2.3V. Operation below 2.5V violates specification and risks regulation loss or undefined behavior. For sub-2.5V inputs, consider dedicated ultra-low-input LDOs like MP2013A.
What is the maximum allowable power dissipation in the QFN8 package at 85°C ambient?
Using θJA = 50°C/W and TJ(MAX) = 125°C, maximum continuous power dissipation at TA = 85°C is (125 − 85)/50 = 0.8W. Exceeding this causes thermal shutdown. Derating is required above 85°C ambient; layout with thermal vias to inner ground planes improves real-world capability.
Is the EN pin internally pulled up, and what happens if left unconnected?
No - the EN pin has no internal pull-up. It features a weak 550kΩ–1.1MΩ internal pull-down, but floating EN is strictly prohibited per datasheet. Uncontrolled EN state may cause erratic enable/disable cycling or latch-up. Always tie EN to VIN (for always-on) or drive actively with a GPIO.
Does the MP20045DQ-LF-P support reverse current blocking?
Yes. The internal PMOS pass transistor inherently blocks reverse current flow from VOUT to VIN, eliminating the need for external blocking diodes in battery backup or OR-ing configurations. This feature reduces power loss and component count in dual-supply systems.
MP20045DQ-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- 5V
- Voltage Dropout (Max):
- 0.28V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 56dB (1kHz)
- Control Features:
- Enable, Power Good
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-QFN (3x3)
MP20045DQ-LF-P FAQ
1.How can I place an order for MP20045DQ-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP20045DQ-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP20045DQ-LF-P reliable?
The price and inventory of MP20045DQ-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP20045DQ-LF-P is usually 5 days.
3.What payment methods are accepted for MP20045DQ-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP20045DQ-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP20045DQ-LF-P?
MP20045DQ-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP20045DQ-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP20045DQ-LF-P?
For technical support, including MP20045DQ-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP20045DQ-LF-P requirements.
6.How does Aetrix verify that MP20045DQ-LF-P is sourced from the original manufacturer or authorized distributors?
All MP20045DQ-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP20045DQ-LF-P meets industry standards.
7.What is the process for return or replacement of MP20045DQ-LF-P?
All MP20045DQ-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP20045DQ-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP20045DQ-LF-P part is unused and in its original packaging.
Return procedure for MP20045DQ-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP20045DQ-LF-P Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

