Qorvo QPC1220QDK
- Part No.:
- QPC1220QDK
- Manufacturer:
- Qorvo
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
QPC1220QDK.pdf
- Description:
- SWITCH DP4T
- Quantity:
- Payment:

- Shipping:

Inventory:4,489
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
QPC1220QDK from Qorvo is a broadband high-linearity dual-pole four-throw (DP4T) RF routing switch designed for multimode, multi-band cellular front-end modules. It features RFFE 2.1 serial control, AEC-Q100 Grade 2 qualification, 2.0 mm × 2.0 mm × 0.52 mm QFN package, and supports frequencies up to 6 GHz for 5G and LTE applications.
For engineers reviewing the QPC1220QDK datasheet, pinout, applications, or equivalent options, this design kit enables rapid evaluation of DP4T switching performance in automotive telematics, 5G antenna routing, and multi-band cellular systems with low insertion loss (0.4 dB typ. @ 617–960 MHz) and high isolation (43 dB typ. @ same band).
Technical Context
The QPC1220QDK is a hardware evaluation platform for the QPC1220Q - a monolithic GaAs pHEMT DP4T switch with integrated RFFE 2.1 interface, USID addressability, and programmable power modes. It implements register-controlled cross-mode (DPDT) and direct-mode switching via 8-bit SW_CTRL and Output_Cross_CTRL registers.
It supports hot-switching up to +34.0 dBm at -40°C to +105°C, operates from a single 1.65–1.95 V VIO supply, and achieves <10 µA standby current in Low Power Mode. The board includes optimized RF layout with 5+ ground vias under the GND pad and bypass capacitor placement per Qorvo's EVB guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Kit Type | Evaluation design kit for QPC1220Q DP4T RF switch - includes PCB, BOM, layout files, and test documentation. |
| Supported Device | QPC1220Q IC in 16-pin 2.0 mm × 2.0 mm × 0.52 mm QFN package with exposed thermal pad. |
| RF Frequency Range | Validated from 617 MHz to 6 GHz - covers LTE Bands 12/13/17/20/25/26/28/38/40/41/42/43/48/66/71 and 5G NR n1/n2/n3/n5/n7/n8/n12/n20/n25/n28/n38/n40/n41/n48/n66/n71/n77/n78/n79. |
| Control Interface | RFFE 2.1 compliant: SCLK, SDATA, SID, and USID-configurable addressing - supports up to two QPC1220Q devices on one bus. |
| Power Supply | Single 1.65–1.95 V VIO supply; typical VIO current = 36–60 µA active, 4.3–10 µA in Low Power Mode. |
| Switching Speed | 6.5 µs max RF path transition time (10% to 90%), enabling fast TDD/FDD mode reconfiguration. |
Availability
QPC1220QDK is available at Aetrix Electronics and suitable for RF front-end development, 5G base station prototyping, and automotive telematics module validation requiring stable component supply and full evaluation support.
Supply support for QPC1220QDK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a U.S.-based semiconductor company specializing in RF solutions for mobile, infrastructure, defense, and automotive markets, with leadership in GaAs and SOI RF switches and power amplifiers.
The QPC1220Q product line targets high-performance RF routing in space-constrained, thermally demanding environments - specifically engineered for AEC-Q100 Grade 2 automotive telematics and multi-band 5G handsets requiring broadband linearity and RFFE-compliant digital control.
FAQ
What is the QPC1220QDK and how does it relate to the QPC1220Q IC?
The QPC1220QDK is an official Qorvo evaluation design kit for the QPC1220Q broadband DP4T RF switch. It provides a fully laid-out PCB with matching networks, bypass capacitors, and proper grounding per Qorvo's EVB guidelines - enabling immediate characterization of QPC1220Q insertion loss, isolation, linearity, and RFFE 2.1 register behavior without custom layout effort.
Does the QPC1220QDK support ultra-high-band (UHB) operation up to 6 GHz?
Yes - the QPC1220QDK includes layout provisions and application notes for UHB matching circuits (3–6 GHz), validated per Qorvo's datasheet Rev G. It demonstrates lowest insertion loss on RFIN1→RFOUT2 path and recommends high-Q 01005/0201 SMD components for optimal 3.3–5.0 GHz performance.
Can multiple QPC1220QDK boards be used simultaneously on one RFFE bus?
No - the QPC1220QDK is a single-board evaluation platform. However, the QPC1220Q IC itself supports up to two placements on one RFFE bus via USID addressability (SID0 pin selects USID = 0x6 or 0x7), and the QPC1220QDK schematic shows the required USID configuration for multi-device designs.
What are the critical layout requirements implemented in the QPC1220QDK PCB?
The QPC1220QDK PCB implements five key layout rules: (1) ≥5 drilled vias (6–8 mil) under the exposed GND pad for thermal and RF grounding; (2) bypass capacitors placed ≤0.3 inches from QPC1220Q pins; (3) all unused RF ports terminated in 50 Ω; (4) no DC blocking caps required in standard configurations; (5) strict adherence to Qorvo's recommended trace widths and spacing for 50 Ω RF lines.
Is the QPC1220QDK compatible with AEC-Q100 Grade 2 automotive qualification testing?
Yes - the QPC1220QDK enables full characterization of the QPC1220Q IC, which is qualified to AEC-Q100 Grade 2 (−40°C to +105°C ambient). The kit supports hot-switching validation at +105°C and includes thermal via design to manage junction temperature rise within spec limits during continuous +34.5 dBm operation.
QPC1220QDK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Switch
- Frequency:
- -
- Contents:
- Board(s)
- Utilized IC / Part:
- QPC1220Q
QPC1220QDK FAQ
1.How can I place an order for QPC1220QDK through Aetrix?
Please submit a Request for Quotation (RFQ) for QPC1220QDK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for QPC1220QDK reliable?
The price and inventory of QPC1220QDK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QPC1220QDK is usually 5 days.
3.What payment methods are accepted for QPC1220QDK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QPC1220QDK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for QPC1220QDK?
QPC1220QDK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your QPC1220QDK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for QPC1220QDK?
For technical support, including QPC1220QDK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QPC1220QDK requirements.
6.How does Aetrix verify that QPC1220QDK is sourced from the original manufacturer or authorized distributors?
All QPC1220QDK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QPC1220QDK meets industry standards.
7.What is the process for return or replacement of QPC1220QDK?
All QPC1220QDK units undergo pre-shipment inspection (PSI). If there is an issue with QPC1220QDK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The QPC1220QDK part is unused and in its original packaging.
Return procedure for QPC1220QDK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
QPC1220QDK Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
