Vishay Siliconix SI9100DN02-E3
- Part No.:
- SI9100DN02-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
SI9100DN02-E3.pdf
- Description:
- IC REG BUCK BOOST 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI9100DN02-E3 from Vishay Siliconix is a monolithic high-voltage switchmode regulator IC integrating a 150-V, 5-Ω lateral DMOS power switch, current-mode PWM controller, internal 1-MHz oscillator, and 4.0-V precision reference. It operates from 10–70 V input, delivers up to 3 W in isolated (flyback/forward) or non-isolated (buck-boost) topologies, and targets telecom −48-V DC-DC conversion.
For engineers reviewing the SI9100DN02-E3 datasheet, SI9100DN02-E3 pinout, SI9100DN02-E3 application, or SI9100DN02-E3 equivalent, key selection criteria include its 150-V drain-source breakdown, 1.2-V current-sense threshold, −40°C to +85°C industrial temperature range, PLCC-20 package thermal performance (90°C/W θJA), and integrated start-up pre-regulator with 9.4-V VREG turn-off.
Technical Context
The SI9100DN02-E3 implements current-mode control using an internal error amplifier (60–80 dB open-loop gain, 1 MHz unity-gain bandwidth) referenced to a trimmed 4.0-V bandgap output with ±1% initial accuracy and 0.5–1.0 mV/°C temperature stability. Its oscillator frequency (40 kHz–1 MHz) is set externally via ROSC between OSC IN and OSC OUT pins, with clock division enforcing ≤50% duty cycle.
It features dual logic inputs-SHUTDOWN and RESET-with latching behavior controlled by their truth table, internal current-source pull-ups, and nanosecond-scale timing (tSD = 50–100 ns, tLW = 25 ns). The on-chip 150-V DMOS switch has rDS(on) = 3–5 Ω at 100 mA and includes an intrinsic body-diode with source-independent body connection tied to −VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 10 V to 70 V - supports direct connection to telecom −48-V bus or industrial unregulated rails without external pre-regulation |
| Output Switch V(BR)DSS | 150 V - enables safe operation with reflected transients in flyback converters up to 100-V primary-side stress |
| Current-Sense Threshold | 1.2 V - sets peak primary current limit; allows precise overcurrent protection with minimal sense-resistor power loss |
| Oscillator Frequency Range | 40 kHz to 1 MHz - adjustable via external ROSC; higher frequencies reduce transformer size but increase switching losses |
| Reference Voltage Accuracy | ±1% (3.92–4.08 V) - ensures tight output regulation in feedback loops using TL431 or discrete resistive dividers |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including telecom line cards and base station power supplies |
| Package Thermal Resistance | 90°C/W (θJA, PLCC-20) - enables 1.4 W continuous dissipation at 25°C ambient before derating |
Pinout & Package
SI9100DN02-E3 is housed in a lead (Pb)-free 20-pin PLCC package (JEDEC MS-018AC), measuring 9.78–10.03 mm × 8.89–9.04 mm × 4.20–4.57 mm, with 1.27 mm pitch and exposed thermal pad not connected internally. Pins 1, 4, 6, 13, 15, and 19 are no-connect (N/C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 6, 13, 15, 19 | No Connect | Not bonded; must remain unconnected to avoid parasitic coupling or latch-up risk |
| 2 (+VIN) | High-Voltage Input Supply | Accepts 10–70 V unregulated input; powers internal pre-regulator and bias circuits |
| 3 (DRAIN) | DMOS Switch Drain Terminal | Connects to primary winding of transformer or inductor; handles 150-V blocking and 2.5-A peak current |
| 5 (SOURCE) | DMOS Switch Source Terminal | Return path for switch current; used for current sensing and feedback; tied to −VIN internally for body diode reference |
| 7 (OSC OUT) | Oscillator Output | Drives external ROSC resistor; forms RC timing network with OSC IN to set switching frequency |
| 8 (OSC IN) | Oscillator Input | Receives timing signal from OSC OUT; accepts SYNC pulses for external frequency synchronization |
| 9 (DISCHARGE) | Oscillator Discharge Control | Must be tied to −VIN for internal oscillator operation; enables capacitor discharge path during timing cycle |
| 10 (VCC) | Bias Supply Rail | Internally regulated to ~9.4 V; powers all analog/digital circuitry; requires external bypass capacitor |
| 11 (SHUTDOWN) | Logic-Controlled Output Disable | Active-low input; latched or unlatched depending on RESET state; internal current-source pull-up |
| 12 (RESET) | Latch Control Input | Active-low input; determines SHUTDOWN latching behavior per truth table; internal current-source pull-up |
| 14 (VREF) | Internal Reference Output | 4.0-V precision voltage source; can be overridden by external feedback network without affecting loop stability |
| 16 (COMP) | Error Amplifier Output | Compensation node for "around-the-amplifier" loop design; connects to feedback network and oscillator ramp input |
| 17 (FB) | Error Amplifier Inverting Input | Accepts feedback signal from output divider; compares against VREF to regulate output voltage |
| 18 (COMP) | Error Amplifier Non-Inverting Input | Internally tied to VREF; provides reference for error comparison |
| 20 (FB) | Feedback Input | Duplicate FB pin (per datasheet pin mapping); electrically identical to Pin 17 |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 150-V, 5-Ω DMOS switch | Eliminates need for external high-voltage MOSFET and gate driver, reducing BOM count and layout complexity in 3-W isolated supplies |
| Current-mode PWM control | Provides inherent cycle-by-cycle overcurrent protection, improves transient response, and simplifies loop compensation vs. voltage-mode controllers |
| Internal 1-MHz oscillator with external ROSC | Enables precise frequency setting and synchronization; avoids external crystal while supporting EMI spread-spectrum techniques |
| 4.0-V ±1% reference with 0.5 mV/°C drift | Supports stable output regulation across temperature without external trimming; compatible with standard TL431-based feedback networks |
| Undervoltage lockout (8.8 V) | Prevents erratic startup and MOSFET misfiring until VCC reaches valid operating level, ensuring reliable power-on sequencing |
| Lead-free PLCC-20 package | Meets RoHS requirements; offers superior thermal performance (90°C/W) vs. DIP-14 (167°C/W) for higher-power density designs |
Applications
| Telecom −48-V DC-DC Conversion | Flyback Isolated Power Supply |
|---|---|
Use Scenario: Generating regulated +5 V or −5 V outputs from a −48-V telecom battery backup system in central office or remote terminal equipment. IC Role / Device Role / Timing Role: Primary-side controller and power switch in non-isolated buck-boost topology; regulates output via feedback to FB pin while handling full input transient stress. Use Value: Enables compact, low-component-count 1-W supply (Fig. 6/7) with no external MOSFET or driver, meeting Telcordia GR-63-CORE shock/vibration requirements. | Use Scenario: Providing isolated +5 V/200 mA output for microcontroller or interface circuitry in industrial PLC modules powered from 24–48 V DC rails. IC Role / Device Role / Timing Role: Primary-side PWM controller and integrated switch in flyback topology; drives transformer primary with current-mode timing and built-in slope compensation. Use Value: Achieves >80% efficiency at full load (Fig. 8) with single-chip solution, eliminating gate driver layout issues and reducing creepage/clearance concerns. |
| Industrial −48-V to +5-V Buck-Boost | ISDN Terminal Power Supply |
Use Scenario: Converting legacy −48-V infrastructure power to +5 V for legacy serial interface cards or sensor front-ends in factory automation systems. IC Role / Device Role / Timing Role: Core regulator IC implementing non-isolated buck-boost topology; uses internal 4.0-V reference and COMP pin for loop compensation. Use Value: Delivers stable 5-V output across wide input range (10–70 V) with <1% reference drift, enabling drop-in replacement of aging linear regulators. | Use Scenario: Powering ISDN basic rate interface (BRI) terminals requiring tightly regulated ±5 V outputs from central office −48-V lines. IC Role / Device Role / Timing Role: Dual-output controller managing both positive and negative windings on same transformer; leverages SHUTDOWN/RESET for coordinated soft-start and fault recovery. Use Value: Supports AN713-recommended configurations with <50-ns shutdown delay, meeting ITU-T I.430 jitter and hold-up time specifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage switchmode regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC3845BD1G | Requires external 500-V MOSFET; no integrated switch; 1-A peak current capability; 275-kHz max frequency | Suitable for higher-power (>5 W) flyback designs where external FET selection is preferred; lacks HV start-up circuit | Choose UC3845BD1G when designing >5-W supplies with custom FET optimization or when needing higher voltage rating than 150 V |
| LT3748IMS#TRPBF | Integrated 200-V MOSFET; active clamp flyback controller; 1-MHz max frequency; requires external transformer auxiliary winding for bias | Optimized for high-efficiency active clamp flyback; supports ZVS operation; no internal pre-regulator for HV start-up | Choose LT3748IMS#TRPBF for new designs targeting >90% efficiency in 5–15 W active clamp flyback, where board space permits auxiliary winding |
Compared with UC3845BD1G and LT3748IMS#TRPBF, SI9100DN02-E3 uniquely integrates a 150-V switch and HV start-up circuit in a thermally efficient PLCC-20 package, making it optimal for cost-sensitive, space-constrained 1–3 W telecom and industrial isolated/non-isolated supplies where external FET drive complexity must be eliminated.
Availability
SI9100DN02-E3 is available at Aetrix Electronics and suitable for telecom power conversion, industrial −48-V DC-DC regulation, and isolated flyback converter designs requiring stable component supply and long-lifecycle support.
Supply support for SI9100DN02-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete power MOSFETs, diodes, optoelectronics, and analog ICs, with emphasis on high-reliability, high-voltage, and thermally optimized components.
The Si9100 product line was designed specifically for high-input-voltage DC-DC conversion in telecom and industrial infrastructure, integrating control, gate drive, and power switching to simplify 1–3 W isolated and non-isolated power supply design.
FAQ
What is the maximum continuous output power achievable with the SI9100DN02-E3?
The SI9100DN02-E3 is rated for up to 3 W of output power in properly designed switchmode converters. This limit derives from its internal 150-V, 5-Ω DMOS switch (ID(rms) = 350 mA, PD = 1.4 W max in PLCC-20 at 25°C ambient), thermal resistance (90°C/W), and efficiency curve (>80% typical). Real-world output depends on topology, transformer design, and PCB copper area; Figure 8 shows verified 1-W flyback operation.
Does the SI9100DN02-E3 support external synchronization of its switching frequency?
Yes, the SI9100DN02-E3 supports external synchronization via the OSC IN pin. A positive SYNC pulse (e.g., 5 V, 0.5 µs width) capacitively coupled through a 100 pF series capacitor and 3 kΩ resistor into OSC IN will override the internal oscillator. This feature enables EMI reduction through frequency dithering or alignment with system clocks, as documented in the "Oscillator Section" of the datasheet.
How does the undervoltage lockout (UVLO) function in the SI9100DN02-E3?
The SI9100DN02-E3 incorporates an internal UVLO circuit that disables the output MOSFET until VCC exceeds 8.8 V (typical), ensuring stable bias and sufficient gate drive before switching begins. The UVLO threshold is designed to be lower than the pre-regulator turn-off voltage (9.4 V), preventing oscillation during startup. This behavior is confirmed in the "Detailed Description" section and Absolute Maximum Ratings table.
Can the SI9100DN02-E3 operate without an external bias supply?
Yes, the SI9100DN02-E3 can operate without an external bias supply. Its integrated HV pre-regulator draws constant current from +VIN to charge the VCC bypass capacitor during startup, regulating VCC to ~9.4 V. Once VCC reaches 9.4 V, the pre-regulator disables. This enables self-biased operation directly from 10–70 V inputs, as validated in Figures 4 and 5 and the "Pre-Regulator/Start-Up Section".
What is the purpose of the DISCHARGE pin on the SI9100DN02-E3?
The DISCHARGE pin on the SI9100DN02-E3 provides the discharge path for the external timing capacitor in the oscillator circuit. For normal internal oscillator operation, DISCHARGE must be tied directly to −VIN (ground reference). This connection completes the RC timing loop with ROSC between OSC IN and OSC OUT, enabling accurate frequency setting per the oscillator resistance vs. frequency curve in Figure 5.
SI9100DN02-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down, Step-Up/Step-Down
- Output Configuration:
- Positive or Negative, Isolation Capable
- Topology:
- Buck, Buck-Boost, Flyback, Forward Converter
- Output Type:
- -
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 10V
- Voltage - Input (Max):
- 70V
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- 40kHz ~ 1MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
SI9100DN02-E3 FAQ
1.How can I place an order for SI9100DN02-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI9100DN02-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI9100DN02-E3 reliable?
The price and inventory of SI9100DN02-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI9100DN02-E3 is usually 5 days.
3.What payment methods are accepted for SI9100DN02-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI9100DN02-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI9100DN02-E3?
SI9100DN02-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI9100DN02-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI9100DN02-E3?
For technical support, including SI9100DN02-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI9100DN02-E3 requirements.
6.How does Aetrix verify that SI9100DN02-E3 is sourced from the original manufacturer or authorized distributors?
All SI9100DN02-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI9100DN02-E3 meets industry standards.
7.What is the process for return or replacement of SI9100DN02-E3?
All SI9100DN02-E3 units undergo pre-shipment inspection (PSI). If there is an issue with SI9100DN02-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI9100DN02-E3 part is unused and in its original packaging.
Return procedure for SI9100DN02-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI9100DN02-E3 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

