My Inquiry
My Account
Vishay Siliconix SIC417CD-T1-E3
- Part No.:
- SIC417CD-T1-E3
- Manufacturer:
- Vishay Siliconix
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 32-PowerVFQFN
- Datasheet:
-
SIC417CD-T1-E3.pdf
- Description:
- IC REG DL BUCK/LNR SYNC MLP55-32
- Quantity:
- Payment:
- Shipping:
Inventory:2,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIC417CD-T1-E3 from Vishay Siliconix is a 10-A, 28-V synchronous buck regulator with integrated high- and low-side MOSFETs (RDS(ON) = 27 mΩ / 9 mΩ), programmable LDO, and adaptive on-time control in an MLPQ 5 × 5 mm, 32-pin package. It delivers up to 95 % peak efficiency at 300 kHz and supports output voltages from 0.5 V to 5.5 V - used in point-of-load regulation for server VRMs and embedded power rails.
For engineers reviewing the SIC417CD-T1-E3 datasheet, SIC417CD-T1-E3 pinout, SIC417CD-T1-E3 application, or SIC417CD-T1-E3 equivalent, key selection considerations include its programmable 200–1000 kHz switching frequency, valley-current-limit protection via ILIM pin, PGOOD open-drain status signal, independent EN/PSV and ENL enable logic, and integrated bootstrap diode eliminating external components.
Technical Context
The SIC417CD-T1-E3 employs pseudo-fixed-frequency adaptive on-time control using output ripple as the PWM ramp source - enabling ultra-fast transient response without error amplifier compensation or current-sense resistors. Its valley-current limit is set by an external resistor from ILIM to LX, leveraging the low-side MOSFET's RDS(ON) for temperature-compensated sensing.
It integrates two independent power domains: a main buck stage (VIN = 3–28 V, VOUT = 0.5–5.5 V) and a configurable 150 mA LDO (VLDO = 0.75–5.25 V) with switchover logic that connects VLDO to VOUT when voltage differential is within ±140 mV - enabling self-biasing and higher system efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 28 V - supports wide-input industrial and computing supplies without external pre-regulation. |
| Output Current | 10 A continuous - sufficient for CPU/GPU core rails and FPGA I/O banks in compact form factor. |
| Switching Frequency | 200 kHz to 1 MHz - programmable via RTON to optimize EMI, size, and efficiency trade-offs. |
| Peak Efficiency | 95 % at 300 kHz - achieved with integrated MOSFETs and all-ceramic output capacitor compatibility. |
| LDO Output | Configurable 0.75 V to 5.25 V, 150 mA - provides gate drive bias or auxiliary rail; bypassable for highest efficiency. |
| Protection Features | Cycle-by-cycle valley current limit, UVLO (VIN & V5V), OVP (+20 %), UVP (−25 %), thermal shutdown (150 °C). |
| Reference Accuracy | ±1 % internal 500 mV reference - ensures tight output voltage regulation across temperature and load. |
Pinout & Package
Package: MLPQ 5 mm × 5 mm, 32-pin, thermally enhanced with exposed pad (PGND-connected). Pin mapping validated per Vishay Document 69062, Rev. D.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB | Feedback input | Connects to resistor divider from VOUT to set output voltage via 500 mV internal reference. |
| FBL | LDO feedback input | Resistor divider from VLDO sets LDO output; regulated to 750 mV reference. |
| V5V | Analog & gate-drive supply | Accepts external 5 V or internal LDO output; powers controller and gate drivers. |
| AGND | Analog ground | Reference for FB, FBL, tON, and control circuitry; must be separated from PGND for noise immunity. |
| VIN | Main input supply | Pins 6, 9–11, PAD 2 - high-current path; requires low-impedance decoupling near package. |
| VLDO | LDO output | Programmable rail; enables switchover to VOUT when differential ≤ ±140 mV for self-biasing. |
| BST | Bootstrap capacitor node | Capacitor between BST and LX generates floating voltage for high-side gate drive. |
| LX | Switch node | Pins 13, 23–25, 28, PAD 3 - connects to inductor; critical for layout; ties to ILIM for current sense. |
| PGND | Power ground | Pins 15–22, PAD 3 - low-impedance return for high-current paths; connects to thermal pad. |
| EN/PSV | Regulator enable & power-save select | Low = disable; float = forced continuous mode; high = ultrasonic power-save (>25 kHz). |
| ILIM | Current limit programming | Resistor from ILIM to LX sets valley current limit (e.g., 5.9 kΩ → 8–10 A). |
| PGOOD | Open-drain status output | Pulled low if VOUT < 90 % nominal or > 120 % nominal; requires external pull-up. |
| ENL | LDO enable & VIN UVLO input | Ground = LDO off; >2.6 V = LDO + switcher enabled; also sets VIN UVLO threshold. |
| tON | On-time programming | Resistor to VIN sets switching frequency; 133 kΩ yields ~300 kHz at VIN = 15 V, VOUT = 5 V. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated power MOSFETs | High-side RDS(ON) = 27 mΩ and low-side RDS(ON) = 9 mΩ reduce conduction loss and eliminate external FET layout complexity. |
| Adaptive on-time control | Uses output ripple as PWM ramp - eliminates need for error amplifier, compensation network, or current-sense resistor. |
| Ultrasonic power-save mode | Maintains minimum 25 kHz switching at light loads - avoids audible noise while preserving fast transient response. |
| Smart power-save protection | Disables power-save if FB exceeds 550 mV - prevents false OVP shutdown due to leakage-induced VOUT drift. |
| LDO switchover function | Automatically connects VLDO to VOUT when voltages match within ±140 mV - enables self-powered operation and >5 % efficiency gain. |
Applications
| Server Point-of-Load Regulation | Notebook Core Voltage Supply |
|---|---|
Use Scenario: Delivering 1.2 V @ 10 A to CPU cores in 1U rack servers with strict thermal and space constraints. IC Role / Device Role / Timing Role: Primary buck regulator with integrated MOSFETs and adaptive on-time control serving as main VRM stage. Use Value: 95 % peak efficiency at 300 kHz reduces heat sink requirements; MLPQ 5×5 mm footprint saves board area vs. discrete solutions. |
Use Scenario: Powering GPU or SoC core rails in thin-and-light notebooks where acoustic noise and battery life are critical. IC Role / Device Role / Timing Role: Synchronous buck converter with ultrasonic power-save mode ensuring silent operation below 25 kHz. Use Value: Eliminates coil whine during idle/light-load states; programmable frequency allows EMI tuning to avoid Wi-Fi/Bluetooth bands. |
| Networking ASIC Power Rail | Industrial FPGA I/O Bank Supply |
Use Scenario: Generating stable 3.3 V or 2.5 V for high-speed SerDes interfaces in 10G Ethernet switches. IC Role / Device Role / Timing Role: High-efficiency, fast-transient buck regulator with PGOOD monitoring for system-level power sequencing. Use Value: Valley-current limit and soft-start prevent inrush damage during hot-swap events; PGOOD enables safe FPGA configuration. |
Use Scenario: Providing 1.8 V or 1.2 V to FPGA I/O banks in programmable logic controllers with wide input voltage range (12–24 V DC). IC Role / Device Role / Timing Role: Wide-input buck regulator with VIN UVLO and robust over-voltage protection for harsh industrial environments. Use Value: 3–28 V input range accommodates unregulated industrial supplies; ±25 % UVP/OVP thresholds ensure reliable fault detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | 3.3–36 V input, 2 A max, no integrated LDO, fixed 500 kHz frequency, smaller SOIC-8 package. | Suitable for lower-current, cost-sensitive applications without auxiliary bias requirements. | Select when output current ≤ 2 A and LDO functionality is unnecessary; not drop-in due to different pinout and current capability. |
| TPS54332DDAR | 3.5–28 V input, 3 A max, external MOSFETs required, adjustable frequency (200–2500 kHz), integrated boot diode. | Used where design flexibility (e.g., custom FET selection) outweighs integration benefits. | Choose for designs needing higher thermal margin or discrete FET optimization; lacks integrated LDO and switchover logic of SIC417CD-T1-E3. |
Compared with MP2451DT-LF-Z and TPS54332DDAR, the SIC417CD-T1-E3 uniquely combines 10 A capability, integrated LDO with switchover, and adaptive on-time control - making it optimal for space-constrained, high-efficiency, multi-rail systems where self-biasing and acoustic performance matter.
Availability
SIC417CD-T1-E3 is available at Aetrix Electronics and suitable for server VRMs, notebook core supplies, networking ASIC rails, and industrial FPGA power requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SIC417CD-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-performance power MOSFETs, diodes, and integrated power solutions with emphasis on efficiency, reliability, and thermal performance.
The SiC417 product line was designed for high-density point-of-load conversion in computing, networking, and embedded systems - integrating power stages, control, and auxiliary regulation to minimize solution size and improve system-level efficiency.
FAQ
What is the maximum output current supported by the SIC417CD-T1-E3?
The SIC417CD-T1-E3 supports up to 10 A continuous output current under recommended operating conditions (TJ ≤ 125 °C, proper PCB thermal design). Peak inductor current may exceed 10 A depending on ripple; valley current limit is programmable via the ILIM pin and external resistor - e.g., 5.9 kΩ sets 8–10 A limit per Vishay Document 69062.
How does the SIC417CD-T1-E3 achieve ultrasonic power-save operation?
The SIC417CD-T1-E3 maintains a minimum 25 kHz switching frequency in power-save mode by monitoring time between DH pulses; if interval exceeds 40 µs, DL is forced high to discharge VOUT until FB falls to 500 mV, triggering next on-time. This avoids audible noise while retaining fast transient response - unlike conventional burst-mode regulators that cause large output ripple.
Can the SIC417CD-T1-E3 operate without an external 5 V supply?
Yes - the SIC417CD-T1-E3 can self-bias using its integrated LDO configured to output 5 V and connected to the V5V pin. However, when VIN < ~6 V, an external 5 V supply is required because the LDO cannot regulate from low input. The ENL pin serves dual role: enabling the LDO and setting VIN UVLO threshold (2.6 V typical).
What is the purpose of the switchover function between VLDO and VOUT in the SIC417CD-T1-E3?
The switchover function connects VLDO directly to VOUT when their voltages differ by ≤ ±140 mV - turning off the LDO to eliminate its dropout loss and improve overall efficiency. This enables self-powered operation: once switchover completes, VOUT supplies V5V, and the LDO remains disabled unless VOUT drops or ENL is toggled.
How is the switching frequency programmed on the SIC417CD-T1-E3?
Switching frequency is set by an external resistor (RTON) from the tON pin to VIN. Per Vishay Document 69062, RTON = (tON − 10 ns) × VIN / (25 pF × VOUT). For example, 133 kΩ yields ~300 kHz at VIN = 15 V and VOUT = 5 V. Frequency range is 200–1000 kHz; RTON values from 47 kΩ to 332 kΩ cover this span.
SIC417CD-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- microBUCK®
- Package/Case:
- 32-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 200kHz ~ 1MHz
- Voltage/Current - Output 1:
- 0.5V ~ 5.5V, 10A
- Voltage/Current - Output 2:
- 0.75V ~ 5.25V, 150mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3V ~ 28V
- Operating Temperature:
- -25°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerPAK® MLP55-32
SIC417CD-T1-E3 FAQ
1.How can I place an order for SIC417CD-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SIC417CD-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIC417CD-T1-E3 reliable?
The price and inventory of SIC417CD-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIC417CD-T1-E3 is usually 5 days.
3.What payment methods are accepted for SIC417CD-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIC417CD-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIC417CD-T1-E3?
SIC417CD-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIC417CD-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIC417CD-T1-E3?
For technical support, including SIC417CD-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIC417CD-T1-E3 requirements.
6.How does Aetrix verify that SIC417CD-T1-E3 is sourced from the original manufacturer or authorized distributors?
All SIC417CD-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIC417CD-T1-E3 meets industry standards.
7.What is the process for return or replacement of SIC417CD-T1-E3?
All SIC417CD-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with SIC417CD-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIC417CD-T1-E3 part is unused and in its original packaging.
Return procedure for SIC417CD-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIC417CD-T1-E3 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
