My Inquiry
My Account
Vishay Siliconix SIC431CED-T1-GE3
- Part No.:
- SIC431CED-T1-GE3
- Manufacturer:
- Vishay Siliconix
- Package:
- 24-PowerWFQFN
- Datasheet:
-
SIC431CED-T1-GE3.pdf
- Description:
- IC REG BCK ADJ POWERPAK MLP44-24
- Quantity:
- Payment:
- Shipping:
Inventory:3,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIC431CED-T1-GE3 from Vishay Siliconix is a 24 A synchronous buck DC/DC converter with integrated high-side (6 mΩ) and low-side (2 mΩ) MOSFETs, operating from 3 V to 24 V input and delivering adjustable output down to 0.6 V. It supports ultrasonic mode (min. 20 kHz), four programmable switching frequencies up to 1 MHz, and delivers 97% peak efficiency in computing and industrial point-of-load applications.
For engineers reviewing the SIC431CED-T1-GE3 datasheet, SIC431CED-T1-GE3 pinout, SIC431CED-T1-GE3 application, or SIC431CED-T1-GE3 equivalent, key selection criteria include its external VDD/VDRV requirement below 4.5 V input, ±1% output voltage accuracy over –40 °C to +125 °C, ultrasonic light-load operation, and MLP44-24L package compatibility with high-density PCB layouts.
Technical Context
The SIC431CED-T1-GE3 implements voltage-mode constant-on-time (VM-COT) control with internal ramp generation and error amplifier compensation-no external ESR network required. Its architecture enables ultrafast transient response with minimal output capacitance and tight ripple regulation at light load.
This variant (SiC431C) requires external VDD and VDRV supplies when VIN < 4.5 V and operates exclusively in ultrasonic mode (20–30 kHz minimum frequency), avoiding audible noise while maintaining regulation via frequency foldback and diode emulation during valley-current zero crossing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 24 V - supports 5 V, 12 V, and 24 V POL rails without external biasing above 4.5 V; below 4.5 V requires external VDD/VDRV. |
| Output Current | 24 A continuous - delivered via integrated 6 mΩ HS and 2 mΩ LS MOSFETs; thermal design must accommodate RθJA = 16 °C/W. |
| Feedback Accuracy | ±1% from –40 °C to +125 °C - ensures stable core voltage regulation for CPUs/FPGAs across full industrial temperature range. |
| Switching Frequency | 300 / 500 / 750 / 1000 kHz - user-selectable via MODE1 resistor; enables optimization of size (higher fSW) vs. efficiency (lower fSW). |
| Light-Load Mode | Ultrasonic (SiC431C) - suppresses audible noise by limiting min. fSW to >20 kHz; eliminates recirculating current via zero-crossing detection. |
| Protection Features | OVP, UVP, OCP (cycle-by-cycle), OTP (150 °C trip, 35 °C hysteresis), PGOOD - enables robust self-protected operation in unattended systems. |
| Shutdown Current | ≤3 μA - supports ultra-low-power standby states in battery-backed or energy-sensitive industrial controllers. |
Pinout & Package
Package: PowerPAK® MLP44-24L (4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad). Thermally enhanced for high-current DC/DC conversion with low-profile mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1,2,22,26) | Input power supply | Parallel input connections reduce trace resistance and improve current sharing; must be decoupled near package. |
| PGND (3,4,13,27) | Power ground return | Dedicated low-impedance path for high di/dt switch node currents; separate from AGND to minimize noise coupling. |
| SW (5–9) | Switching node | Connection point for output inductor; high dv/dt node requiring minimized loop area and tight layout to reduce EMI. |
| GL (10,11,28) | Low-side gate driver output | Drives integrated LS MOSFET; not accessible externally-internal only; no external gate resistor needed. |
| VDRV (12) | Gate driver supply | Requires 2.2 μF ceramic capacitor to PGND; powers HS gate driver; must be stable under heavy load transients. |
| PGOOD (14) | Open-drain power-good flag | Signals valid VOUT (±40 mV hysteresis); pulled high externally (>10 kΩ) to enable system sequencing or fault monitoring. |
| VDD (15) | Internal logic supply | Requires 1 μF capacitor to AGND; supplies control circuitry; UVLO threshold 3.6 V (±0.3 V) ensures clean startup. |
| AGND (16,25) | Analog reference ground | Reference for FB, MODE pins, and internal error amp; must be connected to PGND at single point near IC for noise immunity. |
| FB (17) | Feedback input | Monitors VOUT via resistor divider; 0.6 V reference enables precise output setting; bias current ≤2 nA minimizes divider error. |
| VOUT (18) | Output voltage sense | Direct connection to output rail improves load regulation; used with FB for remote sensing in high-current designs. |
| EN (19) | Enable control | Active-high logic (VEN_H ≥1.6 V); internal 5 MΩ pull-down prevents floating; supports power sequencing with external GPIO. |
| MODE2 (20) | Soft-start & current limit select | Resistor to VDD/AGND sets soft-start time (3–8.4 ms) and OCP threshold (9.6–32 A); configures protection granularity. |
| MODE1 (21) | Frequency & conduction mode select | Resistor to VDD/AGND selects fSW (300–1000 kHz) and forces CCM or enables ultrasonic skip mode (SiC431C). |
| BOOT (23) | Bootstrap supply | Connects to PHASE via 0.1 μF capacitor; generates HS gate drive voltage; critical for reliable high-side turn-on. |
| PHASE (24) | Bootstrap return path | AC-coupled return for BOOT capacitor; tied to SW node during low-side conduction; layout must minimize inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Internally compensated VM-COT control | Eliminates need for external ESR or RC networks-reduces BOM count and simplifies loop stability across all VOUT/fSW combinations. |
| Ultrasonic light-load operation | Maintains >20 kHz minimum switching frequency to avoid audible noise while preserving regulation via diode emulation and frequency foldback. |
| Programmable OCP and soft-start | Resistor-configurable current limit (9.6–32 A) and soft-start time (3–8.4 ms) enable safe inrush control and application-specific fault tolerance. |
| Integrated dual MOSFET power stage | 6 mΩ HS + 2 mΩ LS MOSFETs deliver 97% peak efficiency at 12 V→1.2 V/24 A; reduces thermal footprint versus discrete solutions. |
| Full protection suite with auto-retry | OVP/UVP/OTP/OCP with hysteresis and auto-restart after fault clearance-enables autonomous recovery in industrial edge nodes. |
Applications
| Server CPU Core Supply | Industrial PLC I/O Module |
|---|---|
Use Scenario: Provides tightly regulated 0.8–1.2 V core voltage to multi-core Xeon or AMD EPYC processors in 1U rack servers. IC Role / Device Role / Timing Role: Primary POL regulator with fast transient response (<50 µs recovery from 12 A→24 A step) and ±1% DC accuracy. Use Value: Enables dynamic voltage scaling and low-idle power states while maintaining signal integrity under burst workloads. |
Use Scenario: Powers isolated analog input/output circuits in DIN-rail mounted programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: High-reliability 5 V or 3.3 V POL converter with OTP, OVP, and UVP for unattended 24/7 operation. Use Value: Eliminates need for external supervisor ICs; auto-retry on overtemperature protects against enclosure overheating failures. |
| 5G Remote Radio Unit | Automated Test Equipment |
Use Scenario: Generates 1.8 V FPGA fabric supply in compact, thermally constrained 5G massive MIMO radio units with strict EMI limits. IC Role / Device Role / Timing Role: Ultrasonic-mode buck converter minimizing acoustic noise and conducted emissions in RF-sensitive zones. Use Value: Avoids 2–20 kHz switching artifacts that could interfere with adjacent RF front-end components. |
Use Scenario: Supplies precision DACs, ADCs, and multiplexers in benchtop ATE systems requiring low-noise, stable analog rails. IC Role / Device Role / Timing Role: Low-ripple (≤20 mVpp @ 0.1 A), high-accuracy (±1%) 3.3 V/5 V source with remote sensing (VOUT pin). Use Value: Reduces measurement uncertainty by minimizing load-induced drift and improving PSRR above 100 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SiC431AED-T1-GE3 | Ultrasonic mode; same pinout and specs, but uses internal VDD/VDRV (VIN ≥4.5 V only) | Preferred for 5 V/12 V-only systems where external biasing is undesirable | Select when input never drops below 4.5 V and board space for external LDOs is constrained. |
| MP2451DT-LF-Z | 1.5 A max output, no integrated LS MOSFET, requires external bootstrap diode, lower integration | Suitable for sub-2 A auxiliary rails-not a functional replacement for 24 A main POL | Consider only for non-critical, low-current bias rails where cost outweighs performance and integration. |
Compared with SiC431AED-T1-GE3, the SIC431CED-T1-GE3 supports wider input range (3 V min) at the cost of requiring external VDD/VDRV; compared with MP2451DT-LF-Z, it delivers 16× higher current with full protection and integrated power stage-making it suitable for primary core rails rather than auxiliary supplies.
Availability
SIC431CED-T1-GE3 is available at Aetrix Electronics and suitable for server power delivery, industrial PLCs, 5G radio units, and automated test equipment requiring stable component supply and long-term production continuity.
Supply support for SIC431CED-T1-GE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-efficiency power management ICs and ruggedized MOSFET technologies.
The SiC431 family was designed for high-density, high-current point-of-load conversion in computing, telecom, and industrial systems-emphasizing integration, thermal performance, and robust protection without external compensation.
FAQ
What input voltage range does the SIC431CED-T1-GE3 support, and how does it differ from other SiC431 variants?
The SIC431CED-T1-GE3 supports 3 V to 24 V input, but requires external VDD and VDRV supplies when VIN falls below 4.5 V. This distinguishes it from SiC431A/SiC431B variants, which use internal VDD/VDRV and require minimum 4.5 V VIN. The SIC431CED-T1-GE3's extended low-input capability makes it suitable for wide-range industrial inputs, including partially discharged 5 V or 12 V rails, while maintaining ultrasonic light-load operation.
Does the SIC431CED-T1-GE3 require external compensation components for loop stability?
No, the SIC431CED-T1-GE3 uses internally compensated voltage-mode constant-on-time (VM-COT) control. All ramp generation and error amplifier compensation components-including RCOMP and CCOMP-are integrated. This eliminates the need for external ESR networks, RC filters, or type-II/type-III compensators, reducing design complexity and component count while ensuring stability across all output voltages and switching frequencies.
How is light-load efficiency achieved in the SIC431CED-T1-GE3, and what defines its "ultrasonic" mode?
The SIC431CED-T1-GE3 achieves high light-load efficiency through diode emulation (turning off the LS MOSFET at inductor valley current zero-crossing) and frequency foldback. Its ultrasonic mode enforces a minimum switching frequency >20 kHz to avoid audible noise-unlike power-save variants (SiC431B/D) that allow sub-20 kHz operation. This behavior is fixed for SiC431C and cannot be disabled, ensuring silent operation in noise-sensitive applications like 5G radios or medical instrumentation.
What protection features are integrated into the SIC431CED-T1-GE3, and how do they behave during fault conditions?
The SIC431CED-T1-GE3 integrates cycle-by-cycle overcurrent protection (OCP), output overvoltage (OVP), undervoltage/short-circuit (UVP), overtemperature (OTP), and UVLO. On OVP/UVP/OTP fault, both MOSFETs shut off and the device auto-restarts after a delay (e.g., 20 soft-start periods for UVP). OCP triggers per-switch cycle and clears immediately upon current decay. PGOOD deasserts within 25 µs of fault detection, enabling fast system-level fault response without external supervision.
Can the SIC431CED-T1-GE3 support pre-bias start-up, and how does it prevent negative voltage spikes?
Yes, the SIC431CED-T1-GE3 supports pre-bias start-up. When the FB pin senses voltage above the internal reference ramp at startup, the control logic inhibits switching of both MOSFETs-preventing reverse current flow through the LS MOSFET and avoiding negative output voltage spikes. This allows safe hot-plug operation into an already-biased rail, critical for redundant power systems and modular backplanes where supply sequencing is not guaranteed.
SIC431CED-T1-GE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Package/Case:
- 24-PowerWFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 24V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 21.6V
- Current - Output:
- 24A
- Frequency - Switching:
- 300kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerPAK® MLP44-24
SIC431CED-T1-GE3 FAQ
1.How can I place an order for SIC431CED-T1-GE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SIC431CED-T1-GE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIC431CED-T1-GE3 reliable?
The price and inventory of SIC431CED-T1-GE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIC431CED-T1-GE3 is usually 5 days.
3.What payment methods are accepted for SIC431CED-T1-GE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIC431CED-T1-GE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIC431CED-T1-GE3?
SIC431CED-T1-GE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIC431CED-T1-GE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIC431CED-T1-GE3?
For technical support, including SIC431CED-T1-GE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIC431CED-T1-GE3 requirements.
6.How does Aetrix verify that SIC431CED-T1-GE3 is sourced from the original manufacturer or authorized distributors?
All SIC431CED-T1-GE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIC431CED-T1-GE3 meets industry standards.
7.What is the process for return or replacement of SIC431CED-T1-GE3?
All SIC431CED-T1-GE3 units undergo pre-shipment inspection (PSI). If there is an issue with SIC431CED-T1-GE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIC431CED-T1-GE3 part is unused and in its original packaging.
Return procedure for SIC431CED-T1-GE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIC431CED-T1-GE3 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
