My Inquiry
My Account
Vishay Siliconix SIP21106DVP-26-E3
- Part No.:
- SIP21106DVP-26-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- PowerPAK® TSC-75-6
- Datasheet:
-
SIP21106DVP-26-E3.pdf
- Description:
- IC REG LIN 2.6V 150MA TSC75-6
- Quantity:
- Payment:
- Shipping:
Inventory:4,280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIP21106DVP-26-E3 from Vishay Siliconix is a fixed-output 2.6 V, 150 mA low-noise LDO voltage regulator in TSOT23-5L package, featuring 135 mV dropout at full load, 60 µV(rms) output noise (10 Hz–100 kHz), and ±1.0 % output accuracy at 25 °C. It delivers stable power to RF-sensitive circuits in portable battery-operated devices such as wireless handsets and digital cameras.
For engineers reviewing the SIP21106DVP-26-E3 datasheet, SIP21106DVP-26-E3 pinout, SIP21106DVP-26-E3 application, or SIP21106DVP-26-E3 equivalent, key selection criteria include ultra-low ground current (35 µA typ. at 1 mA), auto-discharge capability (100 Ω internal NMOS), shutdown current <1 µA, and compatibility with 1 µF ceramic output capacitors for minimal board space.
Technical Context
The SIP21106DVP-26-E3 uses a P-channel MOSFET pass transistor (0.9 Ω typical RDS(on)) with a 1.2 V bandgap reference and error amplifier feedback loop to regulate output voltage. Its architecture eliminates base-drive current losses inherent in PNP-based LDOs, enabling ultra-low quiescent current across load range.
Startup includes active pull-down for fast transient response, while shutdown mode engages an internal 100 Ω NMOS discharge path to rapidly deplete output capacitance. The BP pin supports external 10 nF bypass capacitor for noise filtering without compromising stability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.6 V ±1.0 % at 25 °C; ensures precise biasing for 2.6 V logic or analog rails without external resistors. |
| Dropout Voltage | 135 mV at 150 mA load; enables regulation down to VIN = 2.73 V, extending usable battery range in single-cell Li-ion or alkaline systems. |
| Output Noise | 60 µV(rms), 10 Hz–100 kHz bandwidth with 10 nF BP capacitor; meets stringent noise requirements for RF front-ends and ADC reference supplies. |
| Ground Current | 35 µA typical at 1 mA load; minimizes standby power loss in always-on subsystems like real-time clocks or sensor wake-up circuits. |
| Shutdown Current | ≤1 µA maximum at 85 °C; preserves battery charge during extended sleep modes in portable electronics. |
| Auto-Discharge Resistance | 100 Ω typical NMOS path; discharges 1 µF output capacitor in <1 ms upon EN deactivation, preventing unintended device wake-up. |
| Thermal Protection | 160 °C junction shutdown with 20 °C hysteresis; prevents permanent damage during sustained overload or poor PCB thermal design. |
Pinout & Package
TSOT23-5L package (3.05 mm × 2.85 mm × 1.0 mm), RoHS-compliant, rated for -40 °C to +85 °C ambient operation.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (EN) | Enable input | Active-high control: ≥1.2 V enables regulation; ≤0.4 V disables output and activates auto-discharge; must not float. |
| 2 (GND) | Power ground | Primary thermal and electrical return path; requires direct connection to large PCB ground plane for thermal dissipation and noise immunity. |
| 3 (VIN) | Input supply | Accepts 2.2–6.0 V input; requires 1 µF ceramic bypass capacitor close to pin to suppress line noise and improve PSRR. |
| 4 (VOUT) | Regulated output | Delivers stable 2.6 V; supports 1 µF ceramic output capacitor for stability and fast load transient response. |
| 5 (BP) | Noise bypass | Connects to 10 nF ceramic capacitor to ground to filter high-frequency noise; critical for achieving 60 µV(rms) output noise spec. |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise regulation | 60 µV(rms) output noise with 10 nF BP capacitor enables use in RF transceivers and precision analog signal chains. |
| P-channel pass transistor | 0.9 Ω typical RDS(on) eliminates base-current loss, reducing ground current by >50 % versus PNP-based LDOs at light loads. |
| Fast transient response | Active pull-down circuit during startup improves output settling time and reduces overshoot under dynamic load steps. |
| Auto-discharge on shutdown | Integrated 100 Ω NMOS discharges output capacitance in <1 ms, eliminating need for external bleed resistors in space-constrained designs. |
| Robust protection | 330 mA typical current limit and 160 °C thermal shutdown prevent damage during short-circuit or thermal overload events. |
Applications
| Wireless Handset Power Management | Portable Digital Camera Sensor Bias |
|---|---|
|
Use Scenario: Supplying clean 2.6 V bias to RF power amplifier stages in GSM/UMTS handsets. IC Role / Device Role / Timing Role: Low-noise LDO providing regulated rail isolated from noisy switching DC/DC converters. Use Value: 60 µV(rms) noise floor prevents AM-to-PM distortion in PA output, maintaining EVM compliance. |
Use Scenario: Powering CMOS image sensor analog front-end requiring stable, ripple-free 2.6 V supply. IC Role / Device Role / Timing Role: Fixed-output LDO delivering low-noise voltage for pixel readout and ADC reference. Use Value: ±1.0 % output accuracy and 135 mV dropout ensure consistent sensor gain calibration across battery discharge cycle. |
| MP3 Player Audio Codec Supply | Pager Baseband IC Core Rail |
|
Use Scenario: Providing dedicated 2.6 V supply to audio DAC and headphone amplifier in portable media players. IC Role / Device Role / Timing Role: Ultra-low-quiescent LDO minimizing standby current while maintaining fast wake-up response. Use Value: 35 µA ground current at 1 mA load extends playback time between charges without sacrificing audio fidelity. |
Use Scenario: Delivering regulated 2.6 V core voltage to pager baseband processor during intermittent receive bursts. IC Role / Device Role / Timing Role: High-PSSR LDO rejecting noise from shared system power rail during RF reception windows. Use Value: 75 dB PSRR at 1 kHz suppresses switching noise from PMIC, preventing bit errors in FSK demodulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-2602E/TT | 250 mA output, 1.6 µA quiescent current, no BP pin; 170 mV dropout at 250 mA. | Lacks BP-capacitor noise filtering; higher dropout limits usable input range in low-VIN applications. | Prefer when ultra-low IQ dominates over noise performance and load exceeds 150 mA. |
| Torex XC6206P262MR-G | 150 mA output, 3 µA IQ, no BP pin; 200 mV dropout at 150 mA; SC70-5 package. | Higher dropout and no noise-bypass option; smaller SC70-5 footprint but lower thermal capability. | Choose for space-constrained designs where noise sensitivity is secondary to board area reduction. |
Compared with MCP1700T-2602E/TT and XC6206P262MR-G, SIP21106DVP-26-E3 uniquely combines 60 µV(rms) noise, 135 mV dropout, and integrated auto-discharge-making it optimal for RF and precision analog applications where spectral purity and fast turn-off are mandatory.
Availability
SIP21106DVP-26-E3 is available at Aetrix Electronics and suitable for wireless handsets, portable digital cameras, and MP3 player power management requiring stable component supply despite end-of-life status.
Supply support for SIP21106DVP-26-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs and manufactures high-performance discrete semiconductors and integrated power solutions, emphasizing reliability, efficiency, and miniaturization for demanding electronic systems.
The SiP21106 series was developed specifically for ultra-low-noise, low-power portable electronics, targeting battery life extension and RF interference mitigation in compact handheld devices.
FAQ
What is the maximum input voltage rating for SIP21106DVP-26-E3?
The absolute maximum input voltage for SIP21106DVP-26-E3 is 6.5 V relative to GND. Operation above this level risks permanent damage. The recommended operating input range is 2.2 V to 6.0 V, ensuring proper regulation and thermal safety within the -40 °C to +85 °C ambient temperature range. SIP21106DVP-26-E3 must never be subjected to reverse voltage or transient spikes exceeding 6.5 V.
Does SIP21106DVP-26-E3 require an external bypass capacitor on the BP pin?
Yes - SIP21106DVP-26-E3 requires a 10 nF ceramic capacitor connected between the BP pin and GND to achieve its specified 60 µV(rms) output noise performance. Omitting this capacitor increases output noise to ~350 µV(rms). The BP pin is not functional in other variants (SiP21107/8); SIP21106DVP-26-E3 relies on this external component for noise suppression across the 10 Hz–100 kHz bandwidth.
How does the auto-discharge function work in SIP21106DVP-26-E3?
When the EN pin is driven low, SIP21106DVP-26-E3 enters shutdown mode and activates an internal 100 Ω NMOS transistor between VOUT and GND. This path discharges a 1 µF output capacitor in under 1 ms, preventing residual voltage from powering downstream circuitry unintentionally. SIP21106DVP-26-E3 does not require external discharge components, simplifying layout in space-constrained portable designs.
What is the thermal derating behavior of SIP21106DVP-26-E3 in TSOT23-5L package?
In the TSOT23-5L package, SIP21106DVP-26-E3 has a thermal resistance θJA of 180 °C/W. Power dissipation must be derated by 5.5 mW/°C above 70 °C ambient temperature. For example, at 85 °C ambient, maximum allowable power drops to 305 mW − (15 °C × 5.5 mW/°C) = 222.5 mW. SIP21106DVP-26-E3 achieves safe operation only when GND pin is soldered to a large copper plane per Vishay's layout guidelines.
Can SIP21106DVP-26-E3 be used with ceramic output capacitors smaller than 1 µF?
No - SIP21106DVP-26-E3 requires a minimum 1 µF ceramic output capacitor (X7R or better dielectric) for guaranteed stability across the full -40 °C to +85 °C temperature range. Smaller values may cause oscillation or degraded load transient response. The datasheet specifies "stable operation with very small ceramic output capacitors" relative to older tantalum-based LDOs, but 1 µF remains the validated minimum for SIP21106DVP-26-E3 under all operating conditions.
SIP21106DVP-26-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Package/Case:
- PowerPAK® TSC-75-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 2.6V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.22V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 85 µA
- Current - Supply (Max):
- -
- PSRR:
- 75dB ~ 40dB (1kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerPAK® TSC75-6
SIP21106DVP-26-E3 FAQ
1.How can I place an order for SIP21106DVP-26-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SIP21106DVP-26-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIP21106DVP-26-E3 reliable?
The price and inventory of SIP21106DVP-26-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIP21106DVP-26-E3 is usually 5 days.
3.What payment methods are accepted for SIP21106DVP-26-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIP21106DVP-26-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIP21106DVP-26-E3?
SIP21106DVP-26-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIP21106DVP-26-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIP21106DVP-26-E3?
For technical support, including SIP21106DVP-26-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIP21106DVP-26-E3 requirements.
6.How does Aetrix verify that SIP21106DVP-26-E3 is sourced from the original manufacturer or authorized distributors?
All SIP21106DVP-26-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIP21106DVP-26-E3 meets industry standards.
7.What is the process for return or replacement of SIP21106DVP-26-E3?
All SIP21106DVP-26-E3 units undergo pre-shipment inspection (PSI). If there is an issue with SIP21106DVP-26-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIP21106DVP-26-E3 part is unused and in its original packaging.
Return procedure for SIP21106DVP-26-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIP21106DVP-26-E3 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
