STMicroelectronics ST72F324K2B6
- Part No.:
- ST72F324K2B6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-SDIP (0.400", 10.16mm)
- Datasheet:
-
ST72F324K2B6.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 32SDIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST72F324K2B6 from STMicroelectronics is an 8-bit Flash microcontroller with 16KB program memory, 512 bytes RAM, 10-bit ADC (12 input channels), dual 16-bit timers (Timer A and Timer B), SPI and SCI serial interfaces, and PLL-based clock multiplication. It operates across 3.8V–5.5V supply and -40°C to +125°C temperature range, targeting industrial motor control and sensor interface applications.
For engineers reviewing the ST72F324K2B6 datasheet, ST72F324K2B6 pinout, ST72F324K2B6 application, or ST72F324K2B6 equivalent, this MCU delivers deterministic real-time control with nested interrupts, four power-saving modes (Halt, Active-Halt, Wait, Slow), and in-application programming capability for field firmware updates.
Technical Context
This MCU implements a Harvard architecture with 63 basic instructions and 17 addressing modes, including 8×8 unsigned multiply. Its clock system integrates crystal/RC oscillators, programmable LVD reset thresholds, auxiliary voltage detector (AVD) with interrupt, and a 2× PLL for CPU frequency scaling.
The peripheral set includes a main clock controller with RTC/beeper, configurable watchdog timer, and two independent 16-bit timers supporting input capture, output compare, PWM, and pulse generation - all synchronized to the same clock domain and compatible with low-power mode wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8-bit ST7 CPU with 63 instructions and 17 addressing modes; enables compact, deterministic firmware for resource-constrained embedded control. |
| Flash Memory | 16KB HD-Flash with read-out protection, 100 write/erase cycles, 20-year data retention at 55°C - supports secure in-field updates via IAP. |
| ADC Resolution | 10-bit successive approximation ADC with up to 12 robust analog inputs - provides sufficient dynamic range for sensor signal conditioning in industrial environments. |
| Timers | Dual 16-bit timers: Timer A (1 input capture, 1 output compare) and Timer B (2 input captures, 2 output compares) - enable precise timing, PWM generation, and encoder counting. |
| Communication | SPI (synchronous master/slave) and SCI (asynchronous UART-compatible) - support daisy-chain sensor networks and host MCU communication without external protocol converters. |
| Supply Range | 3.8V to 5.5V operation with enhanced low-voltage supervisor (LVD) and AVD - ensures reliable startup and brown-out recovery in noisy industrial power rails. |
| Temperature Range | -40°C to +125°C ambient operating range - qualified for under-hood automotive subsystems and industrial motor drives. |
Pinout & Package
TQFP44 (10 mm × 10 mm, 0.8 mm pitch) package with 32 multifunctional bidirectional I/O lines, 22 alternate function pins, and 12 high-sink outputs (20 mA per pin). Pin assignments include dedicated SPI/SCI signals, timer input/output channels, ADC inputs, and LVD/AVD monitoring pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power domains: VDD powers core/peripherals; VSS is common reference - requires local decoupling per datasheet layout guidelines. |
| OSCIN/OSCOUT | Crystal/resonator interface | Supports 1–8 MHz external crystals or ceramic resonators; internal RC oscillator provides fallback clock source during crystal start-up. |
| PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7 | General-purpose I/O ports | 32 total I/O lines with programmable pull-ups, interrupt-on-change capability, and alternate functions including timer/ADC/SPI/SCI signals. |
| AD0–AD11 | Analog input channels | 12 dedicated ADC input pins mapped across port pins - allow simultaneous sampling of multiple sensors without external multiplexing. |
| CLKOUT, BEP, RTCIN | Clock and timing outputs | CLKOUT provides CPU clock derivative; BEP drives piezo beeper; RTCIN accepts 32.768 kHz crystal - enables timekeeping and user feedback without external components. |
Key Features
| Feature | Design Value |
|---|---|
| In-Application Programming (IAP) | Enables firmware updates over SCI or SPI without external programmer - critical for remote device maintenance in deployed systems. |
| Nested Interrupt Controller | 10 priority-level vectors plus TRAP/RESET - guarantees deterministic response to time-critical events like encoder zero-crossing or fault detection. |
| Four Power-Saving Modes | Halt (CPU stopped, peripherals active), Active-Halt (peripherals clocked), Wait (all clocks gated except LSI), Slow (reduced CPU frequency) - extends battery life in portable instrumentation. |
| Enhanced Low-Voltage Supervisor | Programmable reset thresholds (4.0V/4.2V/4.4V/4.6V) and AVD interrupt - allows adaptive brown-out response based on system load and supply stability. |
| High-Sink I/O Capability | 12 pins rated for 20 mA sink current - directly drive LEDs, relays, or small solenoids without external drivers in cost-sensitive designs. |
Applications
| Industrial Motor Control | Automotive Body Electronics |
|---|---|
Use Scenario: Closed-loop DC motor speed regulation using hall-effect encoder feedback and PWM-driven H-bridge. IC Role / Device Role / Timing Role: Real-time execution of PID loop (≤100 µs cycle), ADC sampling of current/voltage, and precise 16-bit PWM generation with dead-time insertion. Use Value: Eliminates need for external timer ICs or dedicated motor control ASICs while maintaining ±0.5% speed accuracy across temperature. |
Use Scenario: Smart window lift module with anti-pinch detection and position memory. IC Role / Device Role / Timing Role: Monitors potentiometer position, processes force-sensing resistor (FSR) analog input, and controls bidirectional motor driver via GPIO/PWM. Use Value: Integrates safety-critical logic (stall detection, timeout abort) and EEPROM-less position storage using Flash wear-leveling routines. |
| Smart Sensor Node | Industrial PLC I/O Module |
Use Scenario: Wireless temperature/humidity node with local processing before RF transmission. IC Role / Device Role / Timing Role: Simultaneous sampling of 8-channel analog sensors, digital filtering, and SCI-based packet framing for sub-GHz transceiver interface. Use Value: Reduces BOM count by embedding signal conditioning, timing, and protocol handling - cuts PCB area by 35% vs. discrete ADC + UART + MCU solution. |
Use Scenario: DIN-rail mounted digital input module monitoring 16 dry-contact sensors in factory automation. IC Role / Device Role / Timing Role: Debounces mechanical contacts using timer-based edge detection, buffers status in RAM, and reports changes via SPI to master controller. Use Value: Achieves <10 ms input-to-output latency with immunity to EMI-induced false triggers due to hardware interrupt masking and AVD-supervised reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST72F324B6 | Same core/peripherals but uses newer ST72324B silicon revision; improved ESD rating (±4 kV HBM) and tighter ADC INL (±1.5 LSB vs. ±2 LSB). | Preferred for new designs requiring extended lifecycle support and higher EMC robustness in factory-floor deployments. | Select when long-term availability and enhanced reliability under electrical stress are mandatory; pin- and code-compatible drop-in replacement. |
| STM8S003F3P6 | 32MHz STM8 core, 8KB Flash, 1KB RAM, integrated SWIM debug interface; lacks AVD and RTC but adds EEPROM emulation and faster SPI (10 MHz). | Better suited for cost-sensitive consumer IoT nodes where debug access and EEPROM persistence outweigh industrial-grade voltage monitoring. | Choose for rapid prototyping and production volumes >100k units/year; requires firmware porting due to different instruction set and register map. |
Compared with ST72F324K2B6, ST72F324B6 offers verified longevity and enhanced ruggedness for legacy industrial upgrades, while STM8S003F3P6 trades analog supervision for higher throughput and lower unit cost in non-safety-critical applications.
Availability
ST72F324K2B6 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, smart sensor nodes, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for ST72F324K2B6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and MEMS sensors for industrial, automotive, and consumer markets.
The ST7 family was engineered for deterministic real-time control in harsh environments, emphasizing low-power operation, robust analog integration, and field-programmable Flash - specifically targeting cost-sensitive industrial automation and automotive subsystems.
FAQ
Is ST72F324K2B6 still recommended for new designs?
No - STMicroelectronics marks ST72F324K2B6 as "Not for New Design" per the April 2008 datasheet. The ST72324B series (e.g., ST72F324B6) is the designated replacement with improved process technology, extended qualification, and continued technical support. Legacy design refreshes should migrate to the B-series parts.
What debug interfaces does ST72F324K2B6 support?
ST72F324K2B6 supports In-Circuit Programming (ICP) via the ICC interface using a dedicated 5-pin header (ICCSEL, ICCCLK, ICCDAT, VDD, VSS). It does not include SWIM or JTAG; debugging requires external ST-LINK-compatible programmers or proprietary ICC tools compliant with ST's ICP protocol specification.
Can the 10-bit ADC operate during low-power modes?
Yes - the ADC can perform single conversions in Wait and Active-Halt modes when triggered by software or timer event. However, it is disabled in Halt and Slow modes. Conversion results remain accessible in RAM upon wake-up, enabling ultra-low-power sensor polling at configurable intervals.
Does ST72F324K2B6 support bootloader functionality?
Yes - its In-Application Programming (IAP) capability allows implementation of a custom SCI- or SPI-based bootloader. The Flash memory is partitioned to reserve a protected sector for bootloader code, enabling field firmware updates without external programming hardware or chip removal.
ST72F324K2B6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-SDIP (0.400", 10.16mm)
- Series:
- ST7
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ST7
- Core Size:
- 8-Bit
- Speed:
- 8MHz
- Connectivity:
- SCI, SPI
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 384 x 8
- Voltage - Supply (Vcc/Vdd):
- 3.8V ~ 5.5V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
ST72F324K2B6 FAQ
1.How can I place an order for ST72F324K2B6 through Aetrix?
Please submit a Request for Quotation (RFQ) for ST72F324K2B6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST72F324K2B6 reliable?
The price and inventory of ST72F324K2B6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST72F324K2B6 is usually 5 days.
3.What payment methods are accepted for ST72F324K2B6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST72F324K2B6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST72F324K2B6?
ST72F324K2B6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST72F324K2B6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST72F324K2B6?
For technical support, including ST72F324K2B6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST72F324K2B6 requirements.
6.How does Aetrix verify that ST72F324K2B6 is sourced from the original manufacturer or authorized distributors?
All ST72F324K2B6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST72F324K2B6 meets industry standards.
7.What is the process for return or replacement of ST72F324K2B6?
All ST72F324K2B6 units undergo pre-shipment inspection (PSI). If there is an issue with ST72F324K2B6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST72F324K2B6 part is unused and in its original packaging.
Return procedure for ST72F324K2B6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST72F324K2B6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

