STMicroelectronics STM32F103R4H6A
- Part No.:
- STM32F103R4H6A
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
STM32F103R4H6A.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 64TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F103R4H6A from STMicroelectronics is a low-density performance-line ARM Cortex-M3 microcontroller with 16 KB Flash, 6 KB SRAM, 72 MHz CPU frequency, USB 2.0 full-speed and CAN 2.0B interfaces, and dual 12-bit ADCs - deployed in industrial motor control, sensor node firmware, and USB-connected embedded gateways.
For engineers reviewing the STM32F103R4H6A datasheet, STM32F103R4H6A pinout, STM32F103R4H6A application, or STM32F103R4H6A equivalent, key selection factors include Flash size vs. peripheral count trade-offs, LQFP64 package thermal performance, USB/CAN coexistence timing, and 16-channel ADC channel mapping for multi-sensor acquisition.
Technical Context
The device implements an ARM Cortex-M3 core with Harvard architecture, single-cycle multiplication, hardware divide, and nested vectored interrupt controller (NVIC) supporting up to 68 interrupts. It integrates a 72 MHz PLL fed by 4–16 MHz HSE or 8 MHz HSI oscillator, with independent 40 kHz LSI and 32.768 kHz LSE for RTC calibration.
Peripheral interconnect uses AHB/APB buses: APB1 hosts timers, I²C, USARTs, SPI, CAN, and USB; APB2 serves GPIO, ADC, TIM1, and system control. The 7-channel DMA controller supports memory-to-peripheral transfers without CPU intervention for ADC, SPI, USART, and timer capture operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 72 MHz max - enables real-time deterministic execution of motor FOC or USB HID stack at ≤1 µs ISR latency. |
| Flash Memory | 16 KB - sufficient for bootloader + application firmware with USB DFU support and minimal OTA update partitioning. |
| SRAM | 6 KB - supports dual-buffered UART/USB DMA, 16-channel ADC conversion buffers, and RTOS kernel stack space. |
| ADC Resolution | 12-bit, 1 µs conversion time - delivers ±1 LSB INL for precision current sensing in BLDC drives or thermistor-based temperature monitoring. |
| Communication Interfaces | 1× USB 2.0 FS, 1× CAN 2.0B, 2× USART, 1× SPI, 1× I²C - enables simultaneous fieldbus (CAN) and host interface (USB) in industrial edge nodes. |
| Timers | 6 timers including 2× 16-bit general-purpose, 1× 16-bit motor-control PWM with dead-time insertion - supports 3-phase inverter gate driving with emergency stop input. |
| Supply Voltage | 2.0–3.6 V - compatible with single-cell Li-ion (3.0–3.6 V) or regulated 3.3 V systems without level-shifting I/Os. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK® construction; rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O rail decoupling; requires 100 nF + 4.7 µF local bypass per VDD pin. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | 51 total I/Os; all 5 V-tolerant except PC13–PC15 (RTC pins); mapped to 16 EXTI lines for wake-up from Stop mode. |
| PA11/PA12 | USB D+/D− | Dedicated full-speed USB transceiver pins - require 1.5 kΩ pull-up on PA12 for device enumeration; no external PHY needed. |
| PB8/PB9 | CAN RX/TX | Direct connection to external CAN transceiver; supports bit rates up to 1 Mbit/s with programmable sample point. |
| PA0 | ADC1_IN0 | First ADC channel input - usable for battery voltage monitoring or potentiometer wiper sensing with internal 1.2 V reference. |
| NRST | Active-low reset | Push-pull reset input with Schmitt trigger; accepts 1–10 µs pulse width; internal pull-up enabled after power-on. |
Key Features
| Feature | Design Value |
|---|---|
| Single-cycle multiplication | Enables efficient 16-bit PID loop computation in ≤200 ns - critical for closed-loop motor speed regulation. |
| Hardware division unit | Reduces integer division latency from ~20 cycles (software) to 2–12 cycles - accelerates scaling of ADC results or timebase calculations. |
| Dual-sample-and-hold ADC | Allows simultaneous sampling of two analog channels (e.g., phase current + bus voltage) with matched aperture timing for vector control accuracy. |
| Motor-control PWM timer | Includes complementary outputs with programmable dead-time (1–128 ns), fault input (BKIN), and break source selection - eliminates external protection logic in inverter designs. |
| Temperature sensor | Calibrated output (1.42 V @ 25°C, –2.7 mV/°C slope) referenced to VREFINT - enables board-level thermal monitoring without external components. |
Applications
| Industrial Motor Control | USB Human Interface Device |
|---|---|
Use Scenario: 3-phase BLDC motor drive in HVAC fan module with Hall-effect rotor position feedback and overcurrent protection. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating 6-channel complementary PWM, sampling current via dual ADC, and managing CAN diagnostics. Use Value: Integrated motor-control timer with dead-time generation and emergency stop input reduces BOM cost by eliminating discrete gate driver protection ICs. | Use Scenario: Programmable industrial keypad with LED backlight, tactile buttons, and USB HID report transmission to PLC HMI. IC Role / Device Role / Timing Role: USB device controller handling HID descriptor enumeration, button scan matrix polling, and LED PWM dimming via TIM3. Use Value: On-chip USB transceiver eliminates external PHY; 16 KB Flash accommodates custom HID report descriptors and firmware upgrade capability. |
| Automotive Body Control | Smart Sensor Node |
Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting with LIN slave communication. IC Role / Device Role / Timing Role: LIN physical layer interface via USART in LIN mode; GPIO-driven relays and PWM-controlled LED drivers; RTC-backed event logging. Use Value: Dual USARTs allow concurrent LIN slave operation and debug UART; VBAT-powered RTC retains timestamped fault logs during ignition-off periods. | Use Scenario: Wireless environmental sensor node measuring temperature, humidity, and ambient light, with periodic data upload via USB mass storage emulation. IC Role / Device Role / Timing Role: ADC acquisition of analog sensor outputs, temperature-compensated calibration using internal sensor, and USB MSC-class firmware for configuration file access. Use Value: Internal 40 kHz RC and 32.768 kHz LSE enable ultra-low-power sleep modes between measurements; 6 KB SRAM holds sensor fusion buffers and USB endpoint FIFOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F030F4P6 | ARM Cortex-M0, 48 MHz, 16 KB Flash, no CAN or USB, 1× 12-bit ADC | Suitable for cost-sensitive, non-USB/CAN applications like simple LED controllers or basic sensor readouts | Select when USB/CAN are unnecessary and BOM cost reduction outweighs performance and peripheral loss. |
| STM32F103C8T6 | Same Cortex-M3 core, 64 KB Flash, 20 KB SRAM, identical peripherals and pinout (LQFP48) | Drop-in replacement with higher memory headroom for complex USB CDC ACM or bootloader+application separation | Choose when firmware growth exceeds 16 KB or dual ADC buffer depth requires >6 KB SRAM. |
Compared with STM32F103R4H6A, the STM32F030F4P6 sacrifices USB/CAN and real-time performance for lower cost, while the STM32F103C8T6 extends memory capacity within the same architecture - making the R4H6A optimal for fixed-feature, volume-sensitive industrial nodes where 16 KB Flash and LQFP64 mechanical fit are design constraints.
Availability
STM32F103R4H6A is available at Aetrix Electronics and suitable for industrial motor control, USB human interface devices, and automotive body electronics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for STM32F103R4H6A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32F1 series targets cost-sensitive, high-integration embedded applications demanding ARM Cortex-M3 performance with rich analog and communication peripherals - optimized for rapid development of industrial automation, motor control, and USB-connected edge devices.
FAQ
What is the maximum operating frequency and associated power consumption?
The STM32F103R4H6A achieves 72 MHz CPU frequency using its internal PLL. At 3.3 V and 72 MHz with all peripherals active, typical current consumption is 36 mA in Run mode; with peripherals disabled, it drops to 24 mA. These values are measured with code executing from Flash and include core, memory, and clock system overhead.
Does this MCU support USB device functionality without external components?
Yes - the STM32F103R4H6A integrates a full-speed USB 2.0 transceiver with internal pull-up resistors and dedicated D+/D− pins (PA11/PA12). No external PHY or termination resistors are required; only standard USB connector wiring and proper PCB layout (length-matched differential traces, ground plane) are needed for reliable enumeration.
How many ADC channels can be simultaneously sampled with synchronized conversion?
The device supports dual-sample-and-hold mode across ADC1 and ADC2, enabling true simultaneous sampling of up to two channels (e.g., ADC1_IN0 and ADC2_IN1). This is implemented via shared trigger signals and independent conversion registers - essential for vector control where phase current and DC bus voltage must be captured at identical instants.
What debug interfaces are supported and what are their physical pin requirements?
The STM32F103R4H6A supports both SWD (Serial Wire Debug) and JTAG via dedicated pins: SWDIO (PA13), SWCLK (PA14), and optional NRST. JTAG requires five pins (TMS, TCK, TDI, TDO, NRST), but SWD - the recommended interface - uses only three pins and provides full debug capability including flash programming and real-time variable inspection.
STM32F103R4H6A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-TFBGA
- Series:
- STM32F1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 6K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F103R4H6A FAQ
1.How can I place an order for STM32F103R4H6A through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F103R4H6A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F103R4H6A reliable?
The price and inventory of STM32F103R4H6A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F103R4H6A is usually 5 days.
3.What payment methods are accepted for STM32F103R4H6A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F103R4H6A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F103R4H6A?
STM32F103R4H6A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F103R4H6A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F103R4H6A?
For technical support, including STM32F103R4H6A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F103R4H6A requirements.
6.How does Aetrix verify that STM32F103R4H6A is sourced from the original manufacturer or authorized distributors?
All STM32F103R4H6A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F103R4H6A meets industry standards.
7.What is the process for return or replacement of STM32F103R4H6A?
All STM32F103R4H6A units undergo pre-shipment inspection (PSI). If there is an issue with STM32F103R4H6A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F103R4H6A part is unused and in its original packaging.
Return procedure for STM32F103R4H6A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F103R4H6A Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

