STMicroelectronics STM32L433CCT3TR
- Part No.:
- STM32L433CCT3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32L433CCT3TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,492
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L433CCT3TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 256 KB flash, 64 KB SRAM, USB FS, LCD controller, and integrated SMPS support. It targets battery-powered portable medical devices, smart sensors, and industrial IoT edge nodes requiring sub-µA standby current and robust analog integration.
For engineers reviewing the STM32L433CCT3TR datasheet, STM32L433CCT3TR pinout, STM32L433CCT3TR application, or STM32L433CCT3TR equivalent, key selection criteria include its 28 nA Standby mode (5 wakeup pins), 36 µA/MHz run efficiency in SMPS mode, 12-bit ADC at 5 Msps with hardware oversampling, and LQFP48 package compatibility for space-constrained designs.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 80 MHz, alongside a memory protection unit (MPU) and proprietary code readout protection. Its FlexPowerControl architecture supports dynamic voltage scaling and multiple low-power modes including Stop 2 (1.28 µA with RTC) and Shutdown (8 nA).
Peripherals include dual 12-bit DACs, one operational amplifier with built-in PGA, two ultra-low-power comparators, and 21 capacitive sensing channels. Clocking uses dual PLLs, internal multispeed oscillator auto-trimmed by LSE (±0.25%), and crystal-less USB FS with BCD support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS - enables real-time signal processing and floating-point math in resource-constrained edge nodes. |
| Memory | 256 KB flash (single bank), 64 KB SRAM (16 KB with parity) - sufficient for secure firmware + sensor fusion algorithms with error detection. |
| Low-Power Performance | 36 µA/MHz in SMPS mode, 28 nA Standby - extends battery life in coin-cell-powered wearables beyond 5 years. |
| Analog Peripherals | 12-bit ADC @ 5 Msps (200 µA/Msps), 2× 12-bit DACs, 1 OPAMP + PGA, 2 comparators - supports precision sensor front-end without external signal conditioning. |
| Connectivity | USB 2.0 FS (crystal-less), CAN 2.0B, 4× USART, 3× I²C, LPUART, SAI, SDMMC - enables mixed wired/wireless gateway functionality with low-latency wake-up. |
| Package | LQFP48 (7 × 7 mm), ECOPACK2-compliant - standard footprint compatible with automated assembly and thermal management in compact PCBs. |
| Operating Range | 1.71–3.6 V supply, -40 °C to +105 °C - certified for industrial and extended-temperature embedded deployments. |
Pinout & Package
LQFP48 package (7 × 7 mm, 0.5 mm pitch), 48-pin quad flat pack with exposed thermal pad; RoHS-compliant and ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports dual-supply operation (VDD/VDDA) for analog/digital isolation; VDDA must be ≥ VDD for ADC/DAC stability. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2 | General-purpose I/Os | Up to 83 fast I/Os (most 5 V-tolerant); configurable as EXTI, timer channels, or analog inputs for flexible peripheral mapping. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.65–5.5 V logic - simplifies external reset circuitry in battery systems. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery without debugger. |
| VBAT | RTC/backup register supply | Accepts 1.65–3.6 V; enables RTC calendar and 32×32-bit backup registers during main power loss - critical for time-stamped sensor logging. |
| OSC_IN/OSC_OUT | External high-speed crystal interface | Supports 4–48 MHz crystals; optional for USB timing or high-accuracy clock sources when internal oscillators lack required stability. |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Crystal-less operation enabled via internal clock recovery system (CRS); eliminates external 48 MHz crystal for BOM cost reduction. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 8 nA Shutdown and 280 nA Standby with RTC - preserves battery charge over multi-year deployments in remote monitoring nodes. |
| ART Accelerator™ | Zero-wait-state flash execution at 80 MHz - eliminates cache misses in deterministic real-time control loops (e.g., motor commutation). |
| Integrated SMPS support | Direct interface to external DC-DC converter (VDD12 input) - achieves 36 µA/MHz efficiency vs. 84 µA/MHz in LDO mode, cutting active power by >57%. |
| Capacitive touch sensing (TSC) | 21-channel hardware-accelerated controller - enables slider, wheel, and proximity detection without CPU overhead or external ICs. |
| Batch Acquisition Mode (BAM) | Allows CPU to sleep while peripherals autonomously acquire and process sensor data - reduces average system power in periodic measurement applications. |
Applications
| Portable Medical Sensors | Smart Utility Meters |
|---|---|
Use Scenario: Continuous glucose monitor with Bluetooth LE telemetry and on-device calibration. IC Role / Device Role / Timing Role: Main application processor executing sensor fusion, BLE stack, and secure firmware updates; RTC maintains timestamped logs during battery swaps. Use Value: 28 nA Standby with RTC and 12-bit ADC oversampling enable >3-year coin-cell operation while maintaining ±0.5% glucose accuracy. | Use Scenario: Battery-powered water/gas meter with ultrasonic flow sensing and NB-IoT backhaul. IC Role / Device Role / Timing Role: System controller managing pulse counting, temperature compensation, and deep-sleep wake-up via LPUART or external interrupt. Use Value: 4 µs wakeup from Stop mode and LPUART wake capability ensure sub-100 ms response to flow events while sustaining 10+ year battery life. |
| Industrial Predictive Maintenance Nodes | Wearable Health Trackers |
Use Scenario: Vibration and temperature node on rotating machinery with local FFT analysis. IC Role / Device Role / Timing Role: Real-time edge processor running CMSIS-DSP libraries; ADC samples at 5 Msps with hardware decimation to feed FFT engine. Use Value: Cortex-M4 FPU + ART Accelerator delivers 273.55 CoreMark® @ 80 MHz - sufficient for 1024-point FFT in <2 ms without external DSP. | Use Scenario: Optical heart-rate monitor using photoplethysmography (PPG) with ambient light cancellation. IC Role / Device Role / Timing Role: Analog front-end controller driving LED drivers, sampling synchronized ADC/DAC, and processing PPG waveforms via TSC and OPAMP PGA. Use Value: Integrated OPAMP with programmable gain and 2× 12-bit DACs eliminate 3 external components, reducing BOM cost and board area by 35%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L432KCU6 | 64 KB flash, 16 KB SRAM, no LCD, no SMPS support, QFN32 package | Suitable for simpler sensor nodes without display or high-efficiency power conversion needs | Select when BOM cost and board area are prioritized over memory headroom and integrated power optimization. |
| STM32L476RGT6 | 1 MB flash, 128 KB SRAM, additional crypto accelerators, LQFP64 package | Targeted at secure connected devices requiring TLS offload and larger firmware images | Choose when firmware complexity exceeds 256 KB or hardware AES/SHA acceleration is mandatory for cloud authentication. |
Compared with STM32L433CCT3TR, the L432KCU6 trades memory and SMPS capability for smaller size and lower cost, while the L476RGT6 adds security and scalability at the expense of higher static power and larger footprint - making the L433CCT3TR optimal for balanced ultra-low-power applications needing LCD, USB, and analog richness in LQFP48.
Availability
STM32L433CCT3TR is available at Aetrix Electronics and suitable for portable medical sensors, smart utility meters, industrial predictive maintenance nodes, and wearable health trackers requiring stable component supply across long-lifecycle deployments.
Supply support for STM32L433CCT3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding high performance per µA, with the L433 variant optimized for cost-sensitive, space-constrained designs integrating LCD, USB, and rich analog peripherals.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32L433CCT3TR operates at up to 80 MHz with an Arm Cortex-M4 core featuring FPU and ART Accelerator. Its performance is quantified at 100 DMIPS (Dhrystone 2.1) and 273.55 CoreMark® (3.42 CoreMark/MHz), validated under full-speed flash execution with prefetch disabled and cache enabled.
Does this MCU support crystal-less USB Full-Speed operation?
Yes, the STM32L433CCT3TR integrates a Clock Recovery System (CRS) that synchronizes the internal 48 MHz RC oscillator to USB SOF packets, enabling crystal-less USB 2.0 Full-Speed operation. This eliminates the need for an external 48 MHz crystal, reducing BOM cost and PCB layout complexity.
How many I/O pins are 5 V-tolerant, and what is their safe operating voltage range?
Up to 83 I/Os are 5 V-tolerant when configured in digital input, output, or alternate function modes. They safely accept input voltages from 0 V to 5.5 V regardless of VDD level (1.71–3.6 V), enabling direct interfacing with legacy 5 V logic, sensors, or displays without level shifters.
What low-power modes provide RTC functionality, and what are their typical current draws?
The STM32L433CCT3TR supports RTC in Standby mode (280 nA) and Stop 2 mode (1.28 µA). Both retain RTC calendar, alarms, and 32×32-bit backup registers. Standby offers lowest power with 5 wakeup pins; Stop 2 adds faster 4 µs wakeup and retains more SRAM content for rapid resume.
STM32L433CCT3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L433CCT3TR FAQ
1.How can I place an order for STM32L433CCT3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L433CCT3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L433CCT3TR reliable?
The price and inventory of STM32L433CCT3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L433CCT3TR is usually 5 days.
3.What payment methods are accepted for STM32L433CCT3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L433CCT3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L433CCT3TR?
STM32L433CCT3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L433CCT3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L433CCT3TR?
For technical support, including STM32L433CCT3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L433CCT3TR requirements.
6.How does Aetrix verify that STM32L433CCT3TR is sourced from the original manufacturer or authorized distributors?
All STM32L433CCT3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L433CCT3TR meets industry standards.
7.What is the process for return or replacement of STM32L433CCT3TR?
All STM32L433CCT3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L433CCT3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L433CCT3TR part is unused and in its original packaging.
Return procedure for STM32L433CCT3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L433CCT3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

