STMicroelectronics STM32U535CCT6
- Part No.:
- STM32U535CCT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U535CCT6.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CCT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC-enabled), 274 KB SRAM (up to 64 KB with ECC), and integrated SMPS voltage converter. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and delivers 4.6 µA Stop 2 mode current with full SRAM retention - ideal for battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U535CCT6 datasheet, STM32U535CCT6 pinout, STM32U535CCT6 application, or STM32U535CCT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, LPBAM autonomous peripheral operation in Stop 2, ULPMark™-CP score of 464, CAN FD interface support, and dual 14-/12-bit ADCs with hardware oversampling.
Technical Context
The STM32U535CCT6 implements a dual-bank flash architecture with read-while-write capability and ECC protection, enabling secure over-the-air firmware updates without runtime interruption. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, supporting zero-wait-state execution at up to 160 MHz.
TrustZone® establishes hardware-isolated secure and non-secure worlds, enforced by the Global TrustZone Controller (GTZC) and configurable SAU regions. The embedded SMPS supports dynamic voltage scaling and on-the-fly switching between LDO and buck converter modes to optimize power across operating conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieves 1.5 DMIPS/MHz (Dhrystone 2.1) and 4.07 CoreMark®/MHz for high-efficiency signal processing. |
| Memory | 512 KB flash (2 banks, ECC, 100 kcycles), 274 KB SRAM (64 KB with ECC ON) - supports robust firmware storage and large buffer handling in safety-critical contexts. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 4.6 µA Stop 2 with full SRAM - enables multi-year battery life in metering and IoT endpoint applications. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (oversampled), 12-bit ADC autonomous in Stop 2, 2× DAC, OPAMP with PGA, comparator - supports precision sensor acquisition without waking core. |
| Connectivity | 1× CAN FD, 5× USART/LPUART, 4× I²C FM+, 3× SPI, 1× USB FS, 1× SAI, SDMMC - provides flexible wired communication for industrial gateways and audio edge devices. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Install (SFI), TF-M support - meets PSA Certified Level 3 and IEC 62443 requirements. |
| Package | LQFP48 (7 × 7 mm, 0.5 mm pitch) - RoHS-compliant, ECOPACK2, suitable for compact PCB layouts with standard reflow profiles. |
Pinout & Package
LQFP48 package with exposed thermal pad (5B variant), 48 leads, 0.5 mm pitch, 7 × 7 mm body size, compliant with JEDEC MO-220. Pinout validated per DS14217 Rev 5 Section 4.1–4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports 1.71–3.6 V operation; decoupling required per layout guidelines for stable SMPS/LDO regulation. |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail enables noise-isolated ADC/DAC/OPAMP operation with <±1 LSB INL. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2, PF0–PF1 | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - enables mixed-voltage interfacing. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash - critical for field firmware recovery. |
| OSC_IN / OSC_OUT | External crystal oscillator inputs | Supports 4–50 MHz crystals; paired with internal 16 MHz RC (±1%) and auto-trimmed 2–48 MHz oscillators for clock redundancy. |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - enables tamper-aware timekeeping. |
| SWCLK / SWDIO | Serial Wire Debug interface | 2-pin debug port supporting programming, trace, and real-time variable inspection - no JTAG pins required in LQFP48. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up - reduces active time by >90% in sensor polling loops. |
| FlexPowerControl with SMPS | Integrated step-down converter replaces external DC/DC, reducing BOM count and improving efficiency from 70% to 92% at 10 mA load vs. LDO-only operation. |
| CORDIC + FMAC co-processors | Accelerates trigonometric (sin/cos/tan) and filter coefficient calculations in <100 ns - eliminates software overhead in motor control and digital power supply algorithms. |
| Dual ADC architecture | 14-bit ADC (2.5 Msps) + 12-bit ADC (autonomous in Stop 2) allows simultaneous high-resolution acquisition and ultra-low-power background monitoring - e.g., vibration + temperature in predictive maintenance. |
| Secure Root-of-Trust | Unique boot entry, HDP (Hide Protection Area), and embedded RSS services enable certified secure boot and attestation - required for PSA Level 3 and SESIP-certified deployments. |
| OCTOSPI interface | Single 8-line interface supporting XIP from external flash or PSRAM - expands code space beyond 512 KB while maintaining deterministic latency via cache coherency. |
Applications
| Smart Utility Metering | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with pulse counting, pressure sensing, and LoRaWAN telemetry. IC Role / Device Role / Timing Role: Main controller executing secure firmware, managing LPBAM-acquired sensor data, and driving RF transceiver via UART/LPUART. Use Value: 90 nA Shutdown mode extends 10-year battery life; TrustZone isolates metering logic from communication stack; CAN FD enables field bus diagnostics. | Use Scenario: Vibration and temperature node mounted on rotating machinery, sampling every 500 ms and transmitting anomalies via BLE. IC Role / Device Role / Timing Role: Autonomous sensor hub using Stop 2 mode with 12-bit ADC and LPTIM to trigger wake-up only on threshold breach. Use Value: 3.0 µA Stop 2 with 16 KB SRAM retains context across wake cycles; CORDIC computes FFT coefficients onboard; OPAMP+PGA conditions piezo signals. |
| Secure Edge Gateway | Medical Wearable Monitor |
Use Scenario: BLE-to-USB gateway aggregating data from multiple patient monitors in hospital rooms. IC Role / Device Role / Timing Role: Dual-role USB FS controller (host for HID devices, device for PC connection), SAI for audio alerts, and SHA-256 offload via HASH accelerator. Use Value: 274 KB SRAM buffers concurrent BLE connections; TF-M enables certified OTA updates; 512-byte OTP stores device identity keys. | Use Scenario: ECG/SpO₂ patch with dry-electrode sensing, motion compensation, and encrypted Bluetooth transmission. IC Role / Device Role / Timing Role: Analog front-end controller with 14-bit ADC oversampling, OPAMP PGA gain staging, and real-time QRS detection via FMAC filters. Use Value: 4.6 µA Stop 2 preserves SRAM state during sleep intervals; TRNG feeds BLE encryption keys; VBAT mode maintains RTC timestamp across battery swaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher memory (2 MB flash, 1 MB SRAM), UFBGA100, adds Ethernet MAC and crypto accelerators | Suitable for gateway-class devices requiring network stack offload and larger firmware images | Select when >512 KB flash or hardware TLS acceleration is required; not pin-compatible. |
| RA4M3G10CBM#AC0 | Arm Cortex-M33 (no TrustZone), 1 MB flash, 384 KB SRAM, Renesas Secure Crypto Engine | Lacks TrustZone peripheral isolation but offers higher SRAM density and integrated crypto IP | Choose for cost-sensitive designs where PSA Level 2 suffices and peripheral security granularity is less critical. |
Compared with STM32U575ZIT6, the STM32U535CCT6 trades memory capacity and Ethernet for smaller LQFP48 footprint and lower static current (200 nA vs. 350 nA Standby). Against RA4M3G10CBM#AC0, it provides finer-grained TrustZone enforcement and superior ULPMark™-CP (464 vs. 392), making it preferable for battery-constrained, security-audited deployments.
Availability
STM32U535CCT6 is available at Aetrix Electronics and suitable for smart utility metering, industrial predictive maintenance sensors, secure edge gateways, and medical wearable monitors requiring stable component supply across extended product lifecycles.
Supply support for STM32U535CCT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, security-certifiable embedded applications - combining Arm TrustZone, advanced power gating, and hardware-accelerated cryptography to serve industrial IoT, medical, and smart infrastructure markets.
FAQ
What is the maximum operating temperature range for STM32U535CCT6?
The STM32U535CCT6 is qualified for operation from –40 °C to +125 °C ambient temperature, verified per AEC-Q100 stress testing for industrial and extended-temperature applications. This rating applies to all LQFP48 variants and is documented in Section 5.3.1 of DS14217 Rev 5.
Does STM32U535CCT6 support hardware-based secure boot?
Yes - it implements a certified secure boot chain using unique boot entry, hardware root key, and secure hide protection area (HDP). Boot firmware is authenticated via SHA-256 and AES-128 before execution, with debug access disabled unless RDP level permits - meeting PSA Certified Level 3 requirements.
Can the internal SMPS be used alongside external power supplies?
Yes - the SMPS supports flexible power schemes including SMPS-only, LDO-only, or hybrid operation with automatic on-the-fly switching. External supplies can feed VDD or VDDA directly while SMPS regulates other domains, provided voltage sequencing and decoupling comply with Section 5.3.4 of the datasheet.
Is the STM32U535CCT6 pin-compatible with other STM32U5xx variants in LQFP48?
No - the STM32U535CCT6 uses the LQFP48 (5B) package with specific pin assignments defined in Section 4.1 of DS14217. While other U5xx parts share the same footprint, pin functions differ significantly across sub-families (e.g., U535 vs. U575), requiring schematic and layout review for any replacement.
STM32U535CCT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CCT6 FAQ
1.How can I place an order for STM32U535CCT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CCT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CCT6 reliable?
The price and inventory of STM32U535CCT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CCT6 is usually 5 days.
3.What payment methods are accepted for STM32U535CCT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CCT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CCT6?
STM32U535CCT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CCT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CCT6?
For technical support, including STM32U535CCT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CCT6 requirements.
6.How does Aetrix verify that STM32U535CCT6 is sourced from the original manufacturer or authorized distributors?
All STM32U535CCT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CCT6 meets industry standards.
7.What is the process for return or replacement of STM32U535CCT6?
All STM32U535CCT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CCT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CCT6 part is unused and in its original packaging.
Return procedure for STM32U535CCT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CCT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

