My Inquiry
My Account
STMicroelectronics STM32U535NCY6QTR
- Part No.:
- STM32U535NCY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 56-UFBGA, WLCSP
- Datasheet:
-
STM32U535NCY6QTR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 56WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535NCY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC), 274 KB SRAM (64 KB ECC-enabled), and integrated SMPS for energy-efficient operation in battery-powered IoT edge nodes, secure sensor hubs, and industrial monitoring systems.
For engineers reviewing the STM32U535NCY6QTR datasheet, STM32U535NCY6QTR pinout, STM32U535NCY6QTR application, or STM32U535NCY6QTR equivalent, key selection criteria include its 90 nA Shutdown mode, LPBAM autonomous peripheral operation in Stop 2, TrustZone-secured boot and debug, CAN FD interface, and dual 14-/12-bit ADCs with hardware oversampling.
Technical Context
The STM32U535NCY6QTR implements a dual-bank flash architecture supporting read-while-write and 100 kcycle endurance, paired with ART Accelerator (8 KB I-cache + 4 KB D-cache) enabling zero-wait-state execution at up to 160 MHz. Its power architecture integrates both LDO and SMPS regulators with on-the-fly voltage scaling.
TrustZone® enforces hardware-isolated secure/non-secure worlds across memory (flash/SRAM), peripherals (I/Os, timers, ADCs), and boot flow - enforced via GTZC controller and securable SYSCFG. The device supports secure firmware installation (SFI) and TF-M-based firmware upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure real-time control with cryptographic acceleration and deterministic interrupt latency. |
| Max Clock & Performance | 160 MHz / 240 DMIPS - delivers high computational throughput while maintaining sub-2 µA/MHz efficiency in Run mode. |
| Memory | 512 KB flash (ECC, 2-bank RWW), 274 KB SRAM (64 KB ECC-on) - supports robust firmware updates and data integrity in safety-critical applications. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM retained) - extends battery life in multi-year deployments. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator - enables high-fidelity sensor signal conditioning without external components. |
| Security | TrustZone®, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, secure hide protection area (HDP) - meets PSA Level 3 and SESIP certification prerequisites. |
| Connectivity | CAN FD, USB FS (host/device), 5x USART/LPUART, 4x I²C FM+, SAI, SDMMC, OCTOSPI - supports mixed wired/wireless edge node communication stacks. |
Pinout & Package
STM32U535NCY6QTR is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained PCB layouts and thermal performance in compact industrial and wearable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines for stable 160 MHz core clock. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V rail for ADC/DAC/OPAMP - enables noise isolation and precision analog measurement. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - simplifies level-shifting in mixed-voltage systems. |
| PC13–PC15 | RTC oscillator inputs | LSE crystal pins (32.768 kHz); enable hardware calendar and tamper detection with VBAT backup. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with open-drain reset supervisors and push-button debouncing circuits. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at reset - critical for bootloader and DFU implementation. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory) without CPU wake-up - reduces active time by >90% in sensor polling loops. |
| FlexPowerControl with SMPS | Integrated step-down converter replaces external DC/DC; achieves 2.2 µA Stop 3 with full SRAM retention - eliminates external PMIC BOM cost and footprint. |
| CORDIC + FMAC co-processors | Hardware-accelerated trigonometric and filter math - cuts motor control loop execution time by ~40% vs. software-only implementation. |
| Secure Root of Trust | Unique boot entry + HDP + RDP + password-protected debug - prevents unauthorized firmware extraction or cloning in field-deployed devices. |
| Dual ADC architecture | 14-bit ADC1 (2.5 Msps) + 12-bit ADC4 (2.5 Msps, Stop 2 autonomous) - allows simultaneous high-speed and low-power analog acquisition for predictive maintenance algorithms. |
Applications
| Smart Utility Metering | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with ultrasonic flow sensing, tamper detection, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main MCU executing secure metering firmware, managing ADC sampling, RTC timestamping, and crypto-secured OTA updates. Use Value: 90 nA Shutdown mode enables >15-year battery life; TrustZone isolates metering logic from communication stack; CAN FD supports local mesh diagnostics. | Use Scenario: Vibration/temperature/acoustic sensor node mounted on rotating machinery, transmitting FFT features to gateway. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC/FMAC-accelerated FFT and anomaly detection, with LPBAM-managed ADC-to-DMA capture. Use Value: 1.4 µA Stop 3 mode preserves context during idle; dual ADCs acquire synchronized analog channels; secure boot prevents malicious firmware injection. |
| Secure Wearable Health Monitor | Low-Power Industrial Gateway Controller |
Use Scenario: ECG/PPG patch collecting biometric data, performing on-device arrhythmia classification, and encrypting results before BLE transmission. IC Role / Device Role / Timing Role: Secure application processor with TrustZone-protected ML inference engine, isolated from BLE stack and sensor drivers. Use Value: 64 KB ECC SRAM safeguards neural network weights; TRNG + HASH enables TLS 1.3 handshake; 370 nA Standby+RTC maintains real-time health logging. | Use Scenario: DIN-rail-mounted gateway aggregating Modbus RTU, CAN FD, and RS-485 fieldbus data into MQTT/HTTP cloud uplink. IC Role / Device Role / Timing Role: Protocol translation hub with multiple UARTs, CAN FD controller, and USB host for configuration dongles. Use Value: 5x USART/LPUART + CAN FD + USB FS eliminates need for external transceivers; SMPS ensures <100 mW system power at 24 V input; VBAT mode sustains RTC during main power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), additional Octo-SPI and crypto accelerators, 100-pin LQFP/UFBGA only. | Targeted at complex edge AI inference and larger firmware images; lacks UFQFPN48 option. | Select when >512 KB flash or dual Octo-SPI interfaces are required; not drop-in due to pin count and package mismatch. |
| NXP LPC55S69JBD100 | Arm Cortex-M33, no TrustZone-enforced memory isolation, 640 KB flash, 320 KB SRAM, no SMPS, higher active current (~3.5 µA/MHz). | Suitable for cost-sensitive consumer IoT where full PSA Level 3 security is not mandated. | Choose for simpler security requirements and legacy toolchain compatibility; verify CAN FD and LPBAM-equivalent peripheral autonomy. |
Compared with STM32U535NCY6QTR, the STM32U575 offers greater memory headroom but requires board redesign for 100-pin packages, while the LPC55S69 trades TrustZone depth and ultra-low-power capability for broader IDE support and lower unit cost in non-certified applications.
Availability
STM32U535NCY6QTR is available at Aetrix Electronics and suitable for smart utility metering, industrial predictive maintenance sensors, and secure wearable health monitors requiring stable component supply across multi-year production cycles.
Supply support for STM32U535NCY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for automotive, industrial, and IoT markets with emphasis on energy efficiency and functional safety.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, designed specifically for battery-operated edge nodes demanding PSA Certified Level 3 security, sub-µA sleep currents, and real-time deterministic processing under constrained power budgets.
FAQ
What is the maximum operating temperature range for STM32U535NCY6QTR?
The STM32U535NCY6QTR is rated for –40 °C to +125 °C ambient operation, validated per JEDEC JESD22-A108. This extended range supports deployment in harsh industrial environments such as motor drives, solar inverters, and outdoor utility infrastructure without derating.
Does STM32U535NCY6QTR support hardware-accelerated AES encryption?
No - the STM32U535NCY6QTR does not integrate a dedicated AES engine. It relies on TrustZone-protected software libraries (e.g., Mbed TLS) accelerated by its Cortex-M33 FPU and CORDIC/FMAC units. For hardware AES, consider STM32U585 or STM32H5 series variants.
Can the internal SMPS be used with external compensation components?
Yes - the SMPS supports external compensation via COMP1/COMP2 pins (PB1/PB0). External RC networks allow fine-tuning of loop stability for varying load conditions and input voltages, as detailed in Section 5.3.4 of DS14217 Rev 5.
How many wake-up pins are available in Shutdown mode?
The STM32U535NCY6QTR provides 23 dedicated wake-up pins in Shutdown mode, all capable of generating interrupts from deep sleep. These include all GPIOs configurable as EXTI lines, plus dedicated VBAT and tamper inputs - enabling flexible event-driven wake-up strategies.
STM32U535NCY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 56-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535NCY6QTR FAQ
1.How can I place an order for STM32U535NCY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535NCY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535NCY6QTR reliable?
The price and inventory of STM32U535NCY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535NCY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U535NCY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535NCY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535NCY6QTR?
STM32U535NCY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535NCY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535NCY6QTR?
For technical support, including STM32U535NCY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535NCY6QTR requirements.
6.How does Aetrix verify that STM32U535NCY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U535NCY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535NCY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U535NCY6QTR?
All STM32U535NCY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535NCY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535NCY6QTR part is unused and in its original packaging.
Return procedure for STM32U535NCY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535NCY6QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
