STMicroelectronics STM32U535NEY6QTR
- Part No.:
- STM32U535NEY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 56-UFBGA, WLCSP
- Datasheet:
-
STM32U535NEY6QTR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 56WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535NEY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC-enabled), 274 KB SRAM (up to 64 KB with ECC), and integrated SMPS power management. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and supports LPBAM autonomous peripheral operation down to Stop 2 mode - ideal for battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U535NEY6QTR datasheet, STM32U535NEY6QTR pinout, STM32U535NEY6QTR application, or STM32U535NEY6QTR equivalent, key selection criteria include its 90 nA Shutdown mode, dual 14-/12-bit ADCs with Stop 2 autonomy, CAN FD interface, TrustZone-secured boot and firmware upgrade via TF-M, and WLCSP72 package compatibility with space-constrained IoT endpoints.
Technical Context
The STM32U535NEY6QTR implements a dual-cache ART Accelerator (8 KB instruction cache + 4 KB data cache) enabling zero-wait-state execution at up to 160 MHz. Its TrustZone architecture enforces hardware-isolated secure/non-secure worlds with configurable memory attribution via SAU and GTZC peripherals.
Power management integrates an embedded LDO and switch-mode power supply (SMPS) with on-the-fly voltage scaling and dynamic core voltage control. Clocking includes four oscillators (4–50 MHz HSE, 32 kHz LSE, 16 MHz HSI, auto-trimmed 48 MHz MSI) and three PLLs supporting system, USB, and audio domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic isolation. |
| Performance | 240 DMIPS @ 160 MHz - delivers deterministic high-throughput signal processing in ultra-low-power contexts. |
| Flash / SRAM | 512 KB flash (ECC, RWW, 100 kcycles) + 274 KB SRAM (64 KB ECC-enabled) - supports robust firmware updates and large buffer storage in safety-critical applications. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM retained) - extends multi-year battery life in wireless sensor nodes. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, dual 12-bit DACs, OPAMP with PGA - enables precision sensor acquisition without waking CPU. |
| Security Features | TrustZone, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Installation (SFI) - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication | CAN FD, USB FS host/device, 5x USART/LPUART, 4x I²C FM+, 3x SPI, SAI, SDMMC, OCTOSPI - supports mixed wired/wireless connectivity in industrial gateways. |
Pinout & Package
STM32U535NEY6QTR is packaged in a 72-ball WLCSP (3.38 × 3.38 mm, 0.4 mm pitch), optimized for minimal PCB footprint in wearables and compact edge devices. The package supports 82 fast I/Os (most 5V-tolerant) and independent 1.08–3.6 V supply for up to 14 I/Os.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports dual-supply operation: VDD (1.71–3.6 V) powers digital logic; VSS provides reference return path for all domains. |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail ensures noise-free ADC/DAC/OPAMP operation; decoupling critical for <1 LSB INL error. |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - enables timekeeping and state retention. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external reset sources or debugger-initiated reset sequences. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 82 GPIOs with interrupt capability; up to 14 support independent VDDIO (1.08–3.6 V) for interfacing with diverse voltage domains. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at reset - essential for DFU and secure boot configuration. |
| SWCLK, SWDIO | Serial Wire Debug interface | 2-pin debug port supporting full SWD protocol; enables non-intrusive debugging, flash programming, and trace capture via ETM. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→memory) without CPU wake-up - reduces active time by >90% in sensor logging. |
| FlexPowerControl with SMPS | Integrated step-down converter replaces external DC/DC; achieves 2.2 µA Stop 3 with full SRAM retention - eliminates BOM cost and layout area for external regulators. |
| TrustZone + TF-M Support | Hardware-enforced secure world with PSA Certified TF-M implementation - allows certified secure boot, attestation, and over-the-air firmware updates. |
| Dual High-Resolution ADCs | 14-bit ADC (2.5 Msps) + 12-bit ADC (autonomous in Stop 2) - enables simultaneous high-speed and low-power sensing (e.g., vibration + temperature). |
| CORDIC + FMAC Co-processors | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation - offloads 70% of math-intensive tasks from CPU in motor control or audio preprocessing. |
Applications
| Industrial Sensor Node | Secure Smart Meter |
|---|---|
Use Scenario: Battery-powered vibration/temperature monitor deployed in remote substations with 10-year lifespan requirement. IC Role / Device Role / Timing Role: Primary MCU executing LPBAM-triggered ADC sampling, FFT analysis via CORDIC, and encrypted CAN FD telemetry transmission. Use Value: 90 nA Shutdown current and autonomous Stop 2 ADC operation eliminate periodic wake-ups - extending battery life beyond 12 years at 1-sample/hour duty cycle. | Use Scenario: Electricity meter requiring tamper detection, secure firmware updates, and metrology-grade analog acquisition. IC Role / Device Role / Timing Role: Secure host controller managing isolated metrology subsystem (ADC4), RTC-based billing intervals, and TLS-secured OTA updates via LPUART. Use Value: TrustZone-enforced separation prevents malicious code from accessing calibration constants or cryptographic keys - satisfying IEC 62056 and UL 2900-1 requirements. |
| Wearable Health Monitor | Wireless Gateway Controller |
Use Scenario: Compact wrist-worn device measuring ECG, SpO₂, and motion using capacitive touch and analog front-end. IC Role / Device Role / Timing Role: System-on-chip integrating TSC for touch UI, OPAMP+PGA for biopotential amplification, and BLE coexistence via LPUART timing coordination. Use Value: WLCSP72 package (3.38 × 3.38 mm) and 1.4 µA Stop 3 mode enable sub-1 cm³ form factor with 7-day continuous monitoring on coin cell. | Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and BLE sensor data before forwarding to cloud via Ethernet or LTE. IC Role / Device Role / Timing Role: Protocol translation hub running FreeRTOS with secure partitioning: non-secure task handles Modbus/UART, secure task manages TLS handshake and key storage. Use Value: Dual-bank flash with RWW enables seamless firmware rollback during OTA updates - eliminating downtime during field deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher flash (2 MB) and SRAM (1 MB), adds Octo-SPI XIP support and enhanced crypto accelerators (AES-GCM, PKA), but larger UFBGA100 package. | Better suited for complex OTA update stacks and secure bootloaders requiring larger code space and faster external memory access. | Select when >1 MB flash or XIP from Octo-SPI is required; avoid if WLCSP72 footprint or sub-2 µA Stop modes are mandatory. |
| RA4M3G10FBGv | Arm Cortex-M4F core, 1 MB flash, 384 KB SRAM, no TrustZone, lower ultra-low-power performance (250 nA Standby), Renesas Secure Crypto Engine instead of PSA-certified TF-M. | Lacks hardware-isolated secure world; relies on software-defined security boundaries - insufficient for PSA Level 3 or Common Criteria EAL4+ targets. | Consider only for cost-sensitive designs where PSA certification is not required and legacy Renesas toolchain familiarity exists. |
Compared with STM32U575ZIT6Q, the STM32U535NEY6QTR trades flash density and XIP capability for superior ultra-low-power metrics and smaller WLCSP72 packaging; versus RA4M3G10FBGv, it delivers certified hardware-enforced security and 3.6× lower Standby current - making it the only choice for PSA-certified, battery-constrained edge nodes.
Availability
STM32U535NEY6QTR is available at Aetrix Electronics and suitable for industrial sensor nodes, secure smart meters, wearable health monitors, and wireless gateway controllers requiring stable component supply across long-lifecycle programs.
Supply support for STM32U535NEY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated IoT endpoints demanding PSA Level 3 certification, 10+ year battery life, and hardware-rooted trust - targeting industrial, medical, and smart infrastructure applications.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32U535NEY6QTR runs at up to 160 MHz with an ART Accelerator enabling zero-wait-state execution from flash. Its performance is quantified at 240 DMIPS (Dhrystone 2.1) and 651 CoreMark®, achieving 4.07 CoreMark®/MHz. This reflects deterministic throughput under real-world memory access patterns, validated per ARM standard benchmarks in the DS14217 Rev 5 datasheet Section 2.2.
Does this MCU support secure firmware updates out of the box?
Yes - the STM32U535NEY6QTR includes native TrustZone-enabled Secure Firmware Installation (SFI) and TF-M (Trusted Firmware-M) support. It features embedded Root-Secure Services (RSS), secure hide protection area (HDP), and hardware-accelerated HASH and TRNG - enabling end-to-end verified, encrypted, and rollback-protected OTA updates compliant with PSA Certified Level 3 requirements.
What are the key low-power modes and their typical current consumption?
Validated current values per DS14217 Rev 5 Section 3.9.3 include: 90 nA in Shutdown mode (23 wake-up pins), 370 nA in Standby with RTC, 1.4 µA in Stop 3 with 16 KB SRAM retained, and 2.2 µA in Stop 3 with full 274 KB SRAM. These figures were measured at 3.3 V and 25 °C using ST's official evaluation setup and reflect actual silicon behavior - not theoretical estimates.
Which package variant corresponds to the STM32U535NEY6QTR part number?
The 'Y6' suffix in STM32U535NEY6QTR denotes the WLCSP72 (3.38 × 3.38 mm) package with 0.4 mm ball pitch, per ST's official ordering information table (DS14217 Rev 5, Section 7). This variant uses the B0HK package code and is qualified for operation from –40 °C to +125 °C, matching the extended temperature grade specified for the NE suffix.
STM32U535NEY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 56-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535NEY6QTR FAQ
1.How can I place an order for STM32U535NEY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535NEY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535NEY6QTR reliable?
The price and inventory of STM32U535NEY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535NEY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U535NEY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535NEY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535NEY6QTR?
STM32U535NEY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535NEY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535NEY6QTR?
For technical support, including STM32U535NEY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535NEY6QTR requirements.
6.How does Aetrix verify that STM32U535NEY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U535NEY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535NEY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U535NEY6QTR?
All STM32U535NEY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535NEY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535NEY6QTR part is unused and in its original packaging.
Return procedure for STM32U535NEY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535NEY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

