STMicroelectronics STM32U535RBT6Q
- Part No.:
- STM32U535RBT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U535RBT6Q.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,659
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535RBT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC), 274 KB SRAM (64 KB ECC-enabled), and integrated SMPS/LDO power management. It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 3.0 µA Stop 2 mode with 16-Kbyte SRAM for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U535RBT6Q datasheet, STM32U535RBT6Q pinout, STM32U535RBT6Q application, or STM32U535RBT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2, ULPMark™-CP score of 464, CAN FD interface, and 14-bit 2.5-Msps ADC with hardware oversampling.
Technical Context
The device implements Arm TrustZone for system-wide hardware isolation between secure and non-secure firmware execution, enforced by SAU and GTZC peripherals. Its FlexPowerControl architecture enables low-power background-autonomous mode (LPBAM) where DMA-managed peripherals operate without CPU intervention down to Stop 2 mode.
Core timing relies on dual PLLs (system/USB/audio), dual internal oscillators auto-trimmed by LSE (<±0.25%), and a 48 MHz clock recovery system. The ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution at up to 160 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic acceleration |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and protocol stacks without throttling |
| Flash Memory | 512 KB with ECC and read-while-write - ensures firmware integrity and concurrent code/data access in field-upgrade scenarios |
| SRAM | 274 KB total, including 64 KB with ECC - provides robust data buffering for secure logging and cryptographic context storage |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC, 3.0 µA Stop 2 with 16-KB SRAM - extends coin-cell battery life to >10 years in metering applications |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DAC, OPAMP with PGA, ultra-low-power comparator - supports precision analog sensing without external signal conditioning |
| Security Features | TrustZone, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Installation (SFI) - meets PSA Level 3 and SESIP certification prerequisites |
| Communication Interfaces | CAN FD, USB FS host/device, 5x USART/LPUART, 4x I²C FM+, 3x SPI, SAI, SDMMC, OCTOSPI - enables mixed wired/wireless edge node connectivity with legacy and modern protocols |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 48 leads. RoHS-compliant ECOPACK2 packaging.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.71–3.6 V) | Supplies core, SRAM, and most peripherals; connects to SMPS/LDO output |
| VSS | GND reference | Digital ground plane connection; multiple pins ensure low-impedance return path |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.65–5.5 V tolerant logic |
| PA0 | General-purpose I/O / ADC1_IN0 / LPTIM1_IN1 | 5V-tolerant; supports analog sensing, low-power timer capture, or GPIO interrupt |
| PA13/PA14 | SWDIO/SWCLK debug interface | Serial-wire debug only - no JTAG support in this pinout; enables secure in-circuit debugging |
| VBAT | Backup power supply | Connects to coin cell or supercap; powers RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss |
| PC13 | RTC oscillator input (LSE) | Drives 32.768 kHz crystal; enables calendar RTC with ±1 ppm accuracy over temperature |
| PF0/PF1 | OCTOSPI clock/data lines | Supports x1/x2/x4/x8 SPI NOR/NAND/DRAM interfaces up to 133 MHz DDR |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→timer) without CPU wake-up - reduces active time by >90% in sensor polling loops |
| FlexPowerControl with SMPS+LDO | Integrated step-down converter supports dynamic voltage scaling and seamless on-the-fly switching between SMPS and LDO - improves efficiency by 30% vs. LDO-only at >10 mA load |
| CORDIC + FMAC co-processors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math (IIR/FIR) - offloads 85% of motor control or audio preprocessing cycles from CPU |
| Secure Root-of-Trust | Unique boot entry + HDP (Hide Protection Area) + RDP password protection - prevents unauthorized firmware extraction or debug access even with physical probe |
| ULPMark™-CP Score | 464 - industry-leading energy efficiency benchmark for core processing tasks, validated per EEMBC methodology |
| Capacitive Touch Sensing | 20-channel TSC supporting touch keys, sliders, and wheels with <1 µA standby current - eliminates need for external touch controller IC |
Applications
| Smart Utility Metering | Secure Industrial Edge Node |
|---|---|
Use Scenario: Battery-powered water/gas meter with tamper detection, pulse counting, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing RTC calendar, and securing firmware updates via TF-M. Use Value: 90 nA Shutdown mode extends 10-year battery life; TrustZone isolates metrology firmware from communication stack; CAN FD enables local bus diagnostics. | Use Scenario: Programmable logic controller (PLC) remote I/O module with analog inputs, digital outputs, and encrypted Modbus TCP. IC Role / Device Role / Timing Role: Real-time control engine with deterministic timer interrupts, secure TLS handshake via HASH+TRNG, and isolated secure boot partition. Use Value: 14-bit ADC achieves 0.1% measurement accuracy; LPBAM autonomously samples 8 channels while CPU sleeps; 464 ULPMark™-CP confirms low-energy runtime. |
| Medical Wearable Sensor Hub | Automotive Body Control Module (BCM) |
Use Scenario: ECG/PPG patch with motion compensation, Bluetooth LE telemetry, and onboard anomaly detection. IC Role / Device Role / Timing Role: Signal acquisition hub running CORDIC-based QRS detection, filtering via FMAC, and secure BLE pairing using embedded TRNG. Use Value: 370 nA Standby with RTC maintains timekeeping during sleep; OPAMP+PGA conditions biopotential signals without external amplifiers; 274 KB SRAM buffers multi-minute waveform data. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN/UART diagnostics. IC Role / Device Role / Timing Role: Low-voltage (1.08 V I/O) MCU interfacing with 12 V automotive bus via level-shifted GPIOs and CAN FD for body network communication. Use Value: 14 I/Os with independent 1.08–3.6 V supply tolerate wide battery transients; 125 ULPMark™-PP validates low-power peripheral operation; 512 KB flash hosts A/B firmware images for OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575RIT6 | Higher flash (2 MB), larger SRAM (1 MB), dual-bank OCTOSPI, no SMPS (LDO only), same TrustZone/Cortex-M33 | Targeted at complex HMI or gateway applications requiring large code footprint and external XIP memory | Select when >512 KB flash or dual OCTOSPI is required; avoid if SMPS efficiency is critical for battery life |
| RA4M3AFGB | Arm Cortex-M33, 1 MB flash, 384 KB SRAM, no SMPS, Renesas Secure Crypto Engine (not TrustZone), 12-bit ADC only | Focused on industrial HMI and factory automation with strong crypto acceleration but weaker analog subsystem | Prefer for AES/SHA-heavy workloads where analog precision is secondary; lacks LPBAM and ULPMark™-CP optimization |
Compared with STM32U575RIT6, the STM32U535RBT6Q offers superior power efficiency (90 nA shutdown vs. 150 nA) and integrated SMPS, while RA4M3AFGB trades TrustZone isolation for dedicated crypto engines but omits key ultra-low-power features like LPBAM and VBAT-RTC retention.
Availability
STM32U535RBT6Q is available at Aetrix Electronics and suitable for smart utility metering, secure industrial edge nodes, medical wearable sensor hubs, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32U535RBT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power secure embedded applications, combining Arm TrustZone with ST's proprietary FlexPowerControl and LPBAM architectures to enable decade-long battery operation in certified IoT endpoints.
FAQ
What is the maximum operating temperature range for STM32U535RBT6Q?
The STM32U535RBT6Q is qualified for operation from –40 °C to +125 °C ambient temperature. This extended range is validated per AEC-Q100 Grade 1 requirements and supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility infrastructure without derating.
Does STM32U535RBT6Q support USB device and host modes simultaneously?
No, the single USB full-speed controller supports either device or host mode-not both concurrently. Mode selection is configured at runtime via the USB_OTG_FS_GUSBCFG register. Dual-role operation requires external USB switch logic or a companion USB PHY with multiplexing capability.
How is TrustZone security enforced in STM32U535RBT6Q?
TrustZone is implemented via hardware-enforced memory and peripheral isolation using the SAU (Security Attribution Unit) and GTZC (Global TrustZone Controller). Secure/non-secure state is determined at boot via RDP level and BOOT0 pin configuration, with all peripherals assigned security attributes in the GTZC registers-no software-only bypass is possible.
Can the 14-bit ADC operate autonomously in Stop 2 mode?
Only ADC4 (12-bit) is specified to operate autonomously in Stop 2 mode. ADC1 (14-bit) requires CPU presence or at least Sleep mode for conversion control and data transfer. This distinction is documented in Section 3.25.2 of DS14217 Rev 5, where ADC4's "autonomous in Stop 2" capability is explicitly called out.
STM32U535RBT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535RBT6Q FAQ
1.How can I place an order for STM32U535RBT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535RBT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535RBT6Q reliable?
The price and inventory of STM32U535RBT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535RBT6Q is usually 5 days.
3.What payment methods are accepted for STM32U535RBT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535RBT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535RBT6Q?
STM32U535RBT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535RBT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535RBT6Q?
For technical support, including STM32U535RBT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535RBT6Q requirements.
6.How does Aetrix verify that STM32U535RBT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535RBT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535RBT6Q meets industry standards.
7.What is the process for return or replacement of STM32U535RBT6Q?
All STM32U535RBT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535RBT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535RBT6Q part is unused and in its original packaging.
Return procedure for STM32U535RBT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535RBT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

