Toshiba Semiconductor and Storage TCR5BM105,L3F
- Part No.:
- TCR5BM105,L3F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
TCR5BM105,L3F.pdf
- Description:
- IC REG LINEAR 1.05V 500MA 5DFNB
- Quantity:
- Payment:

- Shipping:

Inventory:233
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TCR5BM105,L3F from Toshiba Electronic Devices & Storage Corporation is a CMOS ultra-low-dropout linear voltage regulator with fixed 1.05 V output, 500 mA load capability, 100 mV typical dropout at full load (VBIAS = 3.3 V), and integrated on/off control. It features auto-discharge, thermal shutdown, overcurrent protection, and operates across −40 °C to +85 °C - designed for space-constrained portable power rails in cellular phones and wearables.
For engineers reviewing the TCR5BM105,L3F datasheet, TCR5BM105,L3F pinout, TCR5BM105,L3F application, or TCR5BM105,L3F equivalent, this page delivers verified technical context, real-world design implications of its DFN5B package, 1.05 V regulation accuracy (±18 mV), fast load transient response (±60 mV), and bias current behavior (19 μA typ. ON, 0.1 μA max. OFF) - all critical for low-power, high-density battery-powered systems.
Technical Context
The TCR5BM105,L3F uses a secondary bias rail (VBIAS) to enable ultra-low dropout operation independent of VIN, achieving 100 mV typical VDO at 500 mA with VOUT = 1.05 V and VBIAS = 3.3 V. Its internal architecture includes a precision reference derived from VBIAS, error amplifier, current-limit circuitry, and thermal shutdown logic - all optimized for stability with ≥1.0 μF ceramic input and ≥2.2 μF ceramic output capacitors.
This regulator supports active control via the CONTROL pin (VCT(OFF) ≤ 0.4 V, VCT(ON) ≥ 0.9 × VBIAS), enabling precise sequencing and inrush suppression. Unlike TCR5BMxxA variants, the TCR5BM105,L3F lacks under-voltage lockout (UVLO); its operation is valid only when VIN ≥ VOUT + VDO and VBIAS ≥ VOUT + 1.4 V (min. 2.5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.05 V ±18 mV (typ. accuracy at 50 mA, −40°C to +85°C) - ensures stable core logic or sensor supply without external feedback. |
| Dropout Voltage | 100 mV typ. at 500 mA (VBIAS = 3.3 V) - enables operation from 1.15 V input, critical for single-cell Li-ion or Li-poly battery discharge tails. |
| Quiescent Current | 19 μA typ. (IBIAS(ON)) - minimizes standby power loss in always-on subsystems like RTC or BLE wake-up circuits. |
| Standby Current | 0.1 μA max. (IBIAS(OFF)) - allows >10-year battery life in maintenance-free IoT nodes when CONTROL pin is pulled low. |
| Ripple Rejection | 98 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters, protecting noise-sensitive analog/RF blocks. |
| Load Transient Response | ±60 mV deviation (1 mA ↔ 500 mA step) - maintains system stability during CPU burst loads without requiring oversized output capacitance. |
| Thermal Shutdown | Active at Tj ≥ 150 °C - protects against sustained overload or poor PCB thermal design without latch-up. |
Pinout & Package
TCR5BM105,L3F is housed in an ultra-small DFN5B package (1.2 mm × 1.2 mm × 0.38 mm, 1.4 mg), with exposed center GND pad for thermal and electrical performance. Pin assignment is confirmed per Toshiba Rev.5.0.A datasheet Figure 6 (top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply connection | Accepts input from 1.15 V to 6.0 V; must be ≥ VOUT + VDO and decoupled with ≥1.0 μF ceramic capacitor near pin. |
| VOUT | Regulated output terminal | Delivers stable 1.05 V to load; requires ≥2.2 μF ceramic capacitor directly adjacent to minimize ESR-induced instability. |
| CONTROL | Enable/disable logic input | Active-high control: <0.4 V = OFF (disables regulator, enables auto-discharge), ≥0.9×VBIAS = ON; internal pull-down ensures safe default-OFF state. |
| VBIAS | Bias rail for reference and LDO core | Supplies internal reference and error amp; must be ≥2.5 V (or VOUT + 1.4 V), decoupled with ≥0.1 μF ceramic capacitor. |
| GND | Ground reference (center pad) | Exposed thermal pad connects to PCB ground plane - mandatory for thermal dissipation and noise immunity; solder mask opening required. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 100 mV typ. at 500 mA enables use with deeply discharged batteries (e.g., 1.15 V input for 1.05 V output). |
| Auto-discharge function | Internal 10 Ω discharge path activates when CONTROL = LOW - clears VOUT within milliseconds, preventing backfeed or residual voltage in powered-down states. |
| Low quiescent bias current | 19 μA typ. at zero load reduces total system standby power, extending battery life in always-on sensor nodes. |
| Fast load transient response | ±60 mV output deviation during 1 mA ↔ 500 mA steps - avoids brownouts during processor wake-up without large bulk capacitors. |
| Thermal and overcurrent protection | Non-latching shutdown at Tj ≥ 150 °C and IOUT ≥ 900 mA - prevents permanent damage during short-circuit or thermal overload events. |
Applications
| Smartphone Baseband Core | Wearable Sensor Hub |
|---|---|
|
Use Scenario: Powering ARM Cortex-M4 core in smartphone application processor during low-power audio playback mode. IC Role / Device Role / Timing Role: Primary 1.05 V core supply regulator with sequenced enable via baseband SoC's power management unit. Use Value: Ultra-low dropout preserves operating margin as battery voltage drops below 3.3 V; 19 μA quiescent current extends standby time between notifications. |
Use Scenario: Supplying MEMS accelerometer and Bluetooth LE radio in compact fitness tracker with coin-cell battery. IC Role / Device Role / Timing Role: Single-output LDO delivering clean 1.05 V to mixed-signal sensor interface and RF transceiver. Use Value: 98 dB ripple rejection isolates sensitive analog front-end from digital switching noise; auto-discharge prevents leakage during sleep cycles. |
| IoT Edge Node MCU | Portable Medical Monitor |
|
Use Scenario: Regulating power for ultra-low-power RISC-V MCU in battery-operated environmental sensor node. IC Role / Device Role / Timing Role: Always-on 1.05 V supply with CONTROL pin managed by RTC alarm to wake MCU on schedule. Use Value: 0.1 μA max. standby current enables >12-year battery life with CR2032; DFN5B footprint saves board area for multi-sensor integration. |
Use Scenario: Providing stable 1.05 V bias to ECG analog front-end and display driver in handheld patient monitor. IC Role / Device Role / Timing Role: Low-noise, low-drift voltage source ensuring ADC reference stability and signal integrity. Use Value: 70 ppm/°C temperature coefficient and 40 μVrms output noise maintain diagnostic-grade measurement accuracy across clinical ambient ranges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B102MR-G | 1.0 V fixed output, 200 mA rating, 60 mV dropout at 100 mA, no VBIAS pin - single-supply architecture. | Lacks bias rail flexibility; unsuitable for systems where VIN may dip below VOUT + 0.2 V while VBIAS remains stable. | Select if input voltage stays ≥1.2 V and load ≤200 mA; avoid when using single-cell Li-ion with deep discharge or need for 500 mA drive. |
| Rohm BD3572EFJ-ME2 | 1.05 V fixed output, 500 mA rating, 150 mV dropout at 500 mA, no VBIAS pin, includes UVLO and soft-start. | Higher dropout limits minimum input to 1.2 V; UVLO adds startup control but increases complexity for simple enable/disable. | Choose when UVLO is required and 150 mV dropout is acceptable; prefer TCR5BM105,L3F when maximizing battery runtime below 1.2 V input. |
Compared with XC6210B102MR-G and BD3572EFJ-ME2, the TCR5BM105,L3F uniquely delivers 100 mV dropout at full 500 mA load using a dedicated VBIAS rail - enabling longer operational time from aging batteries and greater design margin in space-constrained portable systems.
Availability
TCR5BM105,L3F is available at Aetrix Electronics and suitable for smartphone baseband cores, wearable sensor hubs, IoT edge node MCUs, portable medical monitors, and other applications requiring stable component supply with tight voltage tolerance, ultra-low dropout, and minimal board footprint.
Supply support for TCR5BM105,L3F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-efficiency, miniaturized semiconductor solutions for consumer, industrial, and automotive markets, with emphasis on power management, logic, and memory ICs.
The TCR5BM series targets portable electronics requiring ultra-low-quiescent-current, ultra-low-dropout regulation in sub-2 mm² packages - specifically engineered for battery-powered devices where every microwatt and millivolt matters.
FAQ
What is the dropout voltage specification for TCR5BM105,L3F at 500 mA load?
The TCR5BM105,L3F has a typical dropout voltage of 100 mV at 500 mA output current when VBIAS = 3.3 V and VOUT = 1.05 V. The maximum guaranteed dropout is 140 mV under those conditions. This ultra-low VDO allows the device to regulate down to an input voltage as low as 1.15 V, making it ideal for single-cell lithium battery applications where voltage sags near end-of-discharge.
Does TCR5BM105,L3F include under-voltage lockout (UVLO) functionality?
No, the TCR5BM105,L3F does not include under-voltage lockout. UVLO is only present in TCR5BMxxA variants (e.g., TCR5BM105A). The TCR5BM105,L3F will operate as long as VIN ≥ VOUT + VDO and VBIAS meets its minimum requirement (≥2.5 V or VOUT + 1.4 V), with no built-in VIN monitoring or automatic disable feature.
What are the required external capacitors for stable operation of TCR5BM105,L3F?
For stable operation, the TCR5BM105,L3F requires a minimum 1.0 μF ceramic capacitor on VIN, 2.2 μF ceramic capacitor on VOUT, and 0.1 μF ceramic capacitor on VBIAS. All capacitors must be placed as close as possible to their respective pins; the VOUT capacitor is especially critical for transient response and phase margin.
How does the CONTROL pin function on TCR5BM105,L3F?
The CONTROL pin on TCR5BM105,L3F is an active-high enable input. When pulled to ≥0.9 × VBIAS, the regulator turns ON; when held ≤0.4 V, it disables and activates the auto-discharge path (10 Ω) to rapidly drain VOUT. An internal pull-down ensures safe default-OFF behavior if the pin is left floating or unconnected.
What package type and thermal considerations apply to TCR5BM105,L3F?
The TCR5BM105,L3F uses the DFN5B package (1.2 mm × 1.2 mm × 0.38 mm) with an exposed center GND pad. This pad must be soldered to a PCB thermal pad connected to a solid ground plane to dissipate heat effectively. Without proper thermal land pattern and copper area, power dissipation is limited to ~600 mW - insufficient for continuous 500 mA at high ambient temperatures.
TCR5BM105,L3F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TCR5BM
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.05V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.14V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 36 µA
- Current - Supply (Max):
- -
- PSRR:
- 98dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DFNB (1.2x1.2)
TCR5BM105,L3F FAQ
1.How can I place an order for TCR5BM105,L3F through Aetrix?
Please submit a Request for Quotation (RFQ) for TCR5BM105,L3F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TCR5BM105,L3F reliable?
The price and inventory of TCR5BM105,L3F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TCR5BM105,L3F is usually 5 days.
3.What payment methods are accepted for TCR5BM105,L3F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TCR5BM105,L3F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TCR5BM105,L3F?
TCR5BM105,L3F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TCR5BM105,L3F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TCR5BM105,L3F?
For technical support, including TCR5BM105,L3F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TCR5BM105,L3F requirements.
6.How does Aetrix verify that TCR5BM105,L3F is sourced from the original manufacturer or authorized distributors?
All TCR5BM105,L3F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TCR5BM105,L3F meets industry standards.
7.What is the process for return or replacement of TCR5BM105,L3F?
All TCR5BM105,L3F units undergo pre-shipment inspection (PSI). If there is an issue with TCR5BM105,L3F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TCR5BM105,L3F part is unused and in its original packaging.
Return procedure for TCR5BM105,L3F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TCR5BM105,L3F Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

