Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Comparators

Silicon Labs TSM972ESA+

Name: TSM972ESA+
Brand: Silicon Labs
SKU: TSM972ESA+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSM972ESA+

Manufacturer:: Silicon Labs

Category:: Comparators

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: TSM972ESA+.pdf

Description:: IC COMPARATOR 2 GEN PUR 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,614

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSM972ESA+ from Silicon Labs is a dual ultra-low-power open-drain comparator with no internal reference, operating from single +2.5V to +11V or dual ±1.25V to ±5.5V supplies. It draws ≤4 μA (max) over temperature, features rail-to-rail input range (V− to V+ − 1.3 V), 12 μs propagation delay at 10 mV overdrive, and is used in battery-powered threshold detection and level translation circuits.

For engineers reviewing the TSM972ESA+ datasheet, TSM972ESA+ pinout, TSM972ESA+ application, or TSM972ESA+ equivalent, key selection considerations include its dual-comparator-only architecture (no reference), open-drain outputs enabling wired-OR logic, guaranteed operation across −40°C to +85°C, and compatibility with TTL/CMOS interface levels under ±5V dual-supply conditions.

Technical Context

The TSM972ESA+ implements two independent comparators with open-drain NMOS output stages sinking current to V−, requiring external pull-up resistors for logic-level translation. Its input stage supports common-mode voltages from the negative supply rail up to 1.3 V below the positive supply, enabling direct sensing near ground in single-supply systems.

No internal voltage reference or hysteresis control is integrated - unlike TSM971/TSM973/TSM982 - making it suitable for applications where external references or custom hysteresis networks are preferred. Propagation delay remains stable across supply voltages (2.5V–11V) and temperature (−40°C to +85°C), with typical 4 μs response at 100 mV overdrive.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	+2.5V to +11V (single); ±1.25V to ±5.5V (dual) - supports wide-input industrial and portable systems without level-shifting.
Quiescent Current	≤4 μA (max) over −40°C to +85°C - enables multi-year battery life in always-on sensor nodes.
Propagation Delay	12 μs at 10 mV overdrive - ensures reliable timing in low-speed window detection and power-good monitoring.
Input Common-Mode Range	V− to V+ − 1.3 V - allows direct connection to ground-referenced signals in 3.3V/5V systems.
Output Type	Open-drain (sinks to V−) - enables wired-OR bus architectures and bidirectional level shifting between 1.8V/3.3V/5V domains.
Input Offset Voltage	±10 mV - sufficient for coarse thresholding (e.g., battery undervoltage at 3.0V ±50 mV).
Operating Temperature	−40°C to +85°C - qualified for industrial and automotive cabin ambient environments.

Pinout & Package

Package: 8-pin SOIC (Small Outline Integrated Circuit), JEDEC MS-012 compliant, body size 4.80–5.00 mm × 3.73–3.89 mm, 1.27 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	OUTA	Comparator A open-drain output - sinks current to V−; requires external pull-up for logic HIGH.
2	V−	Negative supply terminal - tied to GND in single-supply mode; sets output sink reference.
3	INA+	Comparator A noninverting input - accepts signals from V− to V+ − 1.3 V.
4	INA−	Comparator A inverting input - differential pair input with ±10 mV offset.
5	INB−	Comparator B inverting input - electrically identical to INA−; independent of Comparator A.
6	INB+	Comparator B noninverting input - supports same input voltage range as INA+.
7	V+	Positive supply terminal - supplies bias for both comparators and internal circuitry.
8	OUTB	Comparator B open-drain output - functionally identical to OUTA; enables dual-threshold detection.

Key Features

Feature	Design Value
Ultra-low quiescent current	≤4 μA max over full temperature range - eliminates need for enable/disable sequencing in energy-constrained designs.
Rail-to-rail input capability	Input common-mode extends to V− and within 1.3 V of V+ - enables direct interfacing with sensors and ADCs sharing same supply rails.
Open-drain outputs	Two independent NMOS sinks referenced to V− - supports flexible pull-up voltages and mixed-voltage bus arbitration.
Wide supply flexibility	Operates on single +2.5V to +11V or dual ±1.25V to ±5.5V - simplifies power architecture in multi-rail systems.
Guaranteed performance over temperature	Specified min/max parameters validated from −40°C to +85°C - reduces validation effort for industrial deployments.

Applications

Threshold Detector	Level Translator
Use Scenario: Monitoring Li-ion battery voltage to trigger undervoltage lockout at 3.0 V. IC Role / Device Role / Timing Role: Dual comparator compares battery voltage against fixed reference (e.g., from external TLV431) to generate active-low UVLO and OVLO flags. Use Value: Enables precise, low-power cutoff without microcontroller intervention - extends standby time by eliminating periodic wake-ups.	Use Scenario: Converting ±5 V analog sensor output to 3.3 V logic-compatible signal for MCU GPIO. IC Role / Device Role / Timing Role: One comparator acts as zero-crossing detector; second provides hysteresis via external feedback to suppress noise-induced toggling. Use Value: Eliminates discrete op-amp + resistor network - reduces BOM count and PCB area while maintaining <12 μs response.
Window Comparator	Battery Switchover Control
Use Scenario: Validating regulated 5 V supply stays within 4.75–5.25 V tolerance band. IC Role / Device Role / Timing Role: Two comparators compare supply voltage against upper/lower thresholds derived from precision reference divider. Use Value: Generates clean "power-good" signal via wired-OR of both open-drain outputs - avoids false triggers during transient load steps.	Use Scenario: Seamlessly switching system power from wall adapter to backup LiPo when main supply drops below 4.0 V. IC Role / Device Role / Timing Role: Comparator A monitors adapter voltage; Comparator B monitors battery voltage - drives P-MOSFET gate via pull-up network. Use Value: Achieves <100 ns switchover latency with no diode voltage drop - preserves 3.3 V rail stability during transition.

Threshold Detector

Level Translator

Use Scenario: Monitoring Li-ion battery voltage to trigger undervoltage lockout at 3.0 V.

IC Role / Device Role / Timing Role: Dual comparator compares battery voltage against fixed reference (e.g., from external TLV431) to generate active-low UVLO and OVLO flags.

Use Value: Enables precise, low-power cutoff without microcontroller intervention - extends standby time by eliminating periodic wake-ups.

Use Scenario: Converting ±5 V analog sensor output to 3.3 V logic-compatible signal for MCU GPIO.

IC Role / Device Role / Timing Role: One comparator acts as zero-crossing detector; second provides hysteresis via external feedback to suppress noise-induced toggling.

Use Value: Eliminates discrete op-amp + resistor network - reduces BOM count and PCB area while maintaining <12 μs response.

Window Comparator

Battery Switchover Control

Use Scenario: Validating regulated 5 V supply stays within 4.75–5.25 V tolerance band.

IC Role / Device Role / Timing Role: Two comparators compare supply voltage against upper/lower thresholds derived from precision reference divider.

Use Value: Generates clean "power-good" signal via wired-OR of both open-drain outputs - avoids false triggers during transient load steps.

Use Scenario: Seamlessly switching system power from wall adapter to backup LiPo when main supply drops below 4.0 V.

IC Role / Device Role / Timing Role: Comparator A monitors adapter voltage; Comparator B monitors battery voltage - drives P-MOSFET gate via pull-up network.

Use Value: Achieves <100 ns switchover latency with no diode voltage drop - preserves 3.3 V rail stability during transition.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-comparator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX972EUA+	Pin-compatible, identical electrical specs, same −40°C to +85°C grade; manufactured by Maxim (now Analog Devices).	Same dual-comparator-only function, no reference, open-drain outputs - direct drop-in replacement in legacy designs.	Select when sourcing from ADI distribution channels or requiring long-term Maxim-branded documentation continuity.
TLV3702IDR	Lower quiescent current (1.6 μA typ), rail-to-rail I/O, but push-pull output (no open-drain) and no dual-supply support.	Requires redesign of pull-up networks and cannot operate on ±5V - limited to single-supply 1.8V–5.5V systems.	Select only if open-drain functionality is unnecessary and sub-2 μA supply current is critical for ultra-low-power sleep modes.

Compared with MAX972EUA+, TSM972ESA+ offers identical functionality and qualification, while TLV3702IDR trades open-drain flexibility and dual-supply operation for lower static current - making it unsuitable for wired-OR or bipolar-signal applications without circuit modification.

Availability

TSM972ESA+ is available at Aetrix Electronics and suitable for battery-powered systems, industrial sensor interfaces, and power-supply monitoring applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TSM972ESA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Silicon Labs is a fabless semiconductor company specializing in low-power, mixed-signal ICs for IoT, industrial, and consumer applications, with expertise in precision analog and timing solutions.

The TSM972ESA+ belongs to Silicon Labs' TSM97x micropower comparator family, designed specifically for energy-sensitive applications where supply current, input range, and output flexibility outweigh the need for integrated references or hysteresis.

FAQ

Does the TSM972ESA+ include an internal voltage reference?

No, the TSM972ESA+ does not integrate a voltage reference. Unlike TSM971/TSM973/TSM982, it is a dual-comparator-only device. Reference voltages must be supplied externally - for example, using a precision shunt reference like TLV431 or an MCU's internal DAC. This architecture gives designers full control over reference accuracy, temperature drift, and hysteresis configuration.

What is the maximum sink current capability of the TSM972ESA+ outputs?

The TSM972ESA+ outputs can sink up to 1.8 mA while maintaining V_OL ≤ V− + 0.4 V (at T_A = +25°C). Under worst-case conditions (−40°C to +85°C), the guaranteed sink current is 0.8 mA for the same V_OL spec. This allows use with standard 10 kΩ pull-up resistors to 3.3 V or 5 V, delivering ~0.3–0.5 mA drive into typical logic inputs.

Can the TSM972ESA+ operate from a single 3.3V supply?

Yes, the TSM972ESA+ operates reliably from a single 3.3V supply. Its specified supply range is +2.5V to +11V, and electrical characteristics - including 4 μA max supply current and 12 μs propagation delay - are validated at 3V operation per the datasheet's "ELECTRICAL CHARACTERISTICS – 3V OPERATION" table. V− must be connected to GND in this configuration.

Is the TSM972ESA+ pin-compatible with the MAX972 series?

Yes, the TSM972ESA+ is electrically and form-factor identical to the MAX972 family, as explicitly stated in the datasheet: "The TSM971/972/973/982/984 family [...] is electrically and form-factor identical to the MAX971/972/973/982/984 family." Both use the same 8-pin SOIC package and share identical pin functions, making TSM972ESA+ a direct alternate source.

What is the input leakage current specification for the TSM972ESA+?

The input leakage current for both IN+ and IN− pins of the TSM972ESA+ is ±0.01 nA (typical) and ±5 nA (max) across the full −40°C to +85°C temperature range. This ultra-low leakage enables high-impedance sensing applications - such as thermistor or photodiode interfaces - without significant measurement error due to input bias current.

TSM972ESA+ Specifications

Product attributes: Attribute value

Manufacturer:: Silicon Labs

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Series:: TSM97x

Packaging:: Tube

Product Status:: Obsolete

Type:: General Purpose

Number of Elements:: 2

Output Type:: Open-Drain

Voltage - Supply, Single/Dual (±):: 2.5V ~ 11V, ±1.25V ~ 5.5V

:: 10mV @ 2.5V

Voltage - Input Offset (Max):: 0.005µA @ 2.5V

Current - Input Bias (Max):: 40mA

Current - Output (Typ):: 4µA

Current - Quiescent (Max):: 67dB CMRR, 67dB PSRR

CMRR, PSRR (Typ):: 12µs

Propagation Delay (Max):: 50mV

Hysteresis:: -40°C ~ 85°C

Operating Temperature:: -

Grade:: -

Qualification:: Surface Mount

:: 8-SOIC

TSM972ESA+ FAQ

1.How can I place an order for TSM972ESA+ through Aetrix?

Please submit a Request for Quotation (RFQ) for TSM972ESA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSM972ESA+ reliable?

The price and inventory of TSM972ESA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM972ESA+ is usually 5 days.

3.What payment methods are accepted for TSM972ESA+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM972ESA+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSM972ESA+?

TSM972ESA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSM972ESA+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSM972ESA+?

For technical support, including TSM972ESA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM972ESA+ requirements.

6.How does Aetrix verify that TSM972ESA+ is sourced from the original manufacturer or authorized distributors?

All TSM972ESA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM972ESA+ meets industry standards.

7.What is the process for return or replacement of TSM972ESA+?

All TSM972ESA+ units undergo pre-shipment inspection (PSI). If there is an issue with TSM972ESA+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSM972ESA+ part is unused and in its original packaging.

Return procedure for TSM972ESA+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …