Analog Devices Inc. 107220-HMC373LP3
- Part No.:
- 107220-HMC373LP3
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
107220-HMC373LP3.pdf
- Description:
- EVAL BOARD HMC373LP3E
- Quantity:
- Payment:

- Shipping:

Inventory:1,549
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC373LP3 from Analog Devices is a GaAs PHEMT MMIC low-noise amplifier with integrated bypass mode, designed for RF front-end receivers in 700–1000 MHz cellular basestations. It delivers 14 dB gain, 0.9 dB noise figure, and +35 dBm output IP3 at +5 V / 90 mA, enabling high-dynamic-range signal amplification in GSM, CDMA, and W-CDMA base station receiver chains.
For engineers reviewing the HMC373LP3 datasheet, HMC373LP3 pinout, HMC373LP3 application, or HMC373LP3 equivalent, key selection criteria include its dual-mode operation (LNA/bypass), 50 Ω input/output matching, temperature-stable gain/noise performance, and compatibility with compact LFCSP packaging for space-constrained RF modules.
Technical Context
The HMC373LP3 integrates a monolithic GaAs PHEMT process with on-die biasing and matching networks to achieve broadband 700–1000 MHz operation without external tuning. Its LNA mode uses internal 19 nH RF choke and DC blocking at RFOUT, while bypass mode achieves ≤2.0 dB insertion loss via open-circuit control of Vctl (Pin 4).
Thermal design is enabled by a thermally enhanced 3 mm × 3 mm LFCSP package with exposed paddle (θJA = 74.1 °C/W), supporting continuous operation from –40 °C to +85 °C. Gain variation over temperature is tightly controlled at ±0.015 dB/°C in LNA mode, ensuring stable cascaded link budgets across environmental extremes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Noise Figure | 0.9 dB typical @ 850 MHz - enables high-sensitivity reception in weak-signal cellular environments |
| Gain | 14 dB typical @ 850 MHz - provides sufficient signal lift before mixer stage with minimal added noise |
| OIP3 | +35 dBm typical @ 850 MHz - supports robust two-tone linearity in multi-carrier basestation front-ends |
| Bypass Loss | –2.0 dB max @ 850 MHz - maintains low path loss when LNA is disabled for dynamic range management |
| Supply Current | 90 mA @ +5 V (LNA mode); 10 µA (bypass mode) - enables power-aware TDD/FDD switching architectures |
| Input Return Loss | 28 dB typical @ 850 MHz - simplifies system-level impedance matching with minimal external components |
| Operating Temp | –40 °C to +85 °C - qualified for outdoor basestation enclosures and industrial-grade RF subsystems |
Pinout & Package
Package: 16-lead Lead Frame Chip Scale Package (LFCSP), 3 mm × 3 mm body, 0.85 mm height, JEDEC MO-220-VEED-4 compliant, with exposed thermal paddle.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 8, 10, 12, 13, 15, 16 | No Connect (NC) | Internally unconnected; may be tied to ground for mechanical stability or EMI shielding |
| 2 | RFIN | 50 Ω matched RF input; requires external 19 nH inductor to ground per application circuit |
| 4 | Vctl | Mode control terminal: short to ground → LNA mode; open → bypass mode (no pull-up/down required) |
| 6 | ACG | AC ground for internal bias network; requires 0.01 µF capacitor to RF/DC ground |
| 7, 14 | GND | Dedicated RF/DC ground pins; must connect directly to solid ground plane with multiple vias |
| 9 | Vdd | +5 V DC supply input; requires choke inductor and bypass capacitor per layout guidelines |
| 11 | RFOUT | 50 Ω matched AC-coupled RF output; internally DC-blocked; no external DC blocking needed |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Bypass Mode | Switches between active LNA and low-loss passive path using single-pin open/short control (Vctl), eliminating need for external SPDT switch |
| Minimal External Components | Requires only one 19 nH inductor (RFIN), one 0.01 µF capacitor (ACG), and standard Vdd choke/bypass - reduces bill-of-materials and layout area |
| Thermally Optimized LFCSP | Exposed paddle and low θJA (74.1 °C/W) enable 0.878 W continuous dissipation at 85 °C ambient - supports high-reliability basestation deployment |
| Stable Broadband Performance | Gain flatness ±0.5 dB and NF variation <0.5 dB across 700–1000 MHz - eliminates need for frequency-specific calibration in multi-band systems |
| Robust Absolute Ratings | Rated for 150 °C channel temperature and +8.0 Vdc drain bias tolerance - accommodates transient overvoltage and thermal margin requirements |
Applications
| GSM/EDGE Basestation Receiver | CDMA/W-CDMA Front-End |
|---|---|
|
Use Scenario: Dual-band (900/1800 MHz) macrocell receiver requiring dynamic LNA enable/disable during TDD guard intervals. IC Role / Device Role / Timing Role: Primary low-noise gain block with fast-switching bypass mode for transmit/receive isolation. Use Value: 10 µA bypass current minimizes idle power; 28 dB input return loss ensures stable VSWR under antenna mismatch conditions. |
Use Scenario: Wideband W-CDMA femtocell front-end where adjacent-channel interference rejection demands high OIP3. IC Role / Device Role / Timing Role: First-stage LNA in cascaded receiver chain, operating continuously in LNA mode during active receive windows. Use Value: +35 dBm OIP3 and 0.9 dB NF maintain ACLR >70 dB and sensitivity <–121 dBm in multi-carrier deployments. |
| Private Land Mobile Radio (PLMR) | Multi-Standard SDR Transceiver |
|
Use Scenario: Narrowband trunked radio base station operating in 700–800 MHz band with strict spectral mask compliance. IC Role / Device Role / Timing Role: Low-noise amplification stage preceding image-reject mixer; bypass used during squelch or mute periods. Use Value: 14 dB gain and 12 dB output return loss prevent mixer port reflections from degrading noise figure or stability. |
Use Scenario: Software-defined radio platform supporting reconfigurable LTE/NB-IoT/5G NR bands via FPGA-controlled RF front-end. IC Role / Device Role / Timing Role: Reusable LNA core across frequency bands; Vctl pin synchronized with digital control logic for mode agility. Use Value: Single-supply +5 V operation and 3 mm × 3 mm footprint simplify PCB reuse across band-specific daughterboards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC668LP3E | Lower 0.65 dB noise figure but narrower 600–1000 MHz bandwidth; no bypass mode; requires +3.3 V supply | Preferred for ultra-low-noise receive paths where bypass functionality is unnecessary and bandwidth can be traded for NF | Select HMC668LP3E when system-level noise budget is dominant and dynamic range management is handled externally |
| QPL9057 | 0.85 dB NF, 15.5 dB gain, +39 dBm OIP3; operates from 600–3800 MHz; integrated shutdown pin; +3.3 V supply | Broader frequency coverage supports multi-band 5G NR front-ends; lacks true bypass path - uses enable/disable only | Choose QPL9057 for wideband 5G small cell designs requiring single-chip coverage across sub-6 GHz bands |
Compared with HMC668LP3E and QPL9057, the HMC373LP3 uniquely balances narrowband cellular optimization (700–1000 MHz), integrated bypass functionality, and +5 V compatibility - making it optimal for legacy and hybrid basestation upgrades where power architecture and board space are constrained.
Availability
HMC373LP3 is available at Aetrix Electronics and suitable for GSM/CDMA basestation receivers, private land mobile radio infrastructure, and multi-standard SDR transceivers requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for HMC373LP3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, automotive, and aerospace markets with precision signal processing solutions.
The HMC373LP3 belongs to Analog Devices' Hittite Microwave MMIC product line, engineered specifically for high-linearity, low-noise RF front-end applications in wireless infrastructure equipment.
FAQ
What is the recommended DC bias configuration for HMC373LP3?
The HMC373LP3 requires a +5 V DC supply applied to Pin 9 (Vdd) with an external choke inductor and bypass capacitor per the application circuit. Pin 4 (Vctl) must be shorted to ground for LNA mode or left open for bypass mode. Pin 6 (ACG) needs a 0.01 µF capacitor to ground. All GND pins (7, 14) and NC pins should connect to a low-inductance RF ground plane. This configuration ensures specified gain, noise figure, and linearity across temperature.
Does HMC373LP3 support operation outside the 700–1000 MHz band?
HMC373LP3 is characterized and optimized for 700–1000 MHz operation, with guaranteed specifications across that range. While usable beyond those limits - e.g., gain remains >10 dB from 600–1100 MHz - noise figure degrades above 1000 MHz and input return loss falls below 20 dB below 700 MHz. For reliable performance, HMC373LP3 should be deployed strictly within its specified 700–1000 MHz band unless validated by system-level testing.
How does the bypass mode of HMC373LP3 affect system-level isolation?
In bypass mode, HMC373LP3 achieves ≤2.0 dB insertion loss and maintains >20 dB reverse isolation (S12) across 700–1000 MHz. This prevents transmit leakage from coupling back into the receive path during TDD operation. The open-circuit Vctl control eliminates control-line radiation, and the 50 Ω matched I/O ensures minimal VSWR disruption to adjacent filters or duplexers - critical for maintaining TRX isolation in compact basestation modules.
What thermal management is required for continuous operation of HMC373LP3?
HMC373LP3 dissipates up to 450 mW in LNA mode (+5 V × 90 mA). Its 3 mm × 3 mm LFCSP package relies on the exposed paddle soldered to a thermal pad with ≥6 vias to inner ground planes. With θJA = 74.1 °C/W, junction temperature stays below 150 °C if board-level thermal resistance keeps case temperature ≤85 °C. No heatsink is required, but copper pour and via density must meet Analog Devices' layout guidelines for HCP-16-1 packages.
Is HMC373LP3 pin-compatible with other Hittite LP3-series amplifiers?
HMC373LP3 uses the standard 16-lead LFCSP (HCP-16-1) footprint shared across many Hittite LP3 devices, including HMC668LP3E and HMC487LP3E. However, pin functions differ: Vctl (Pin 4) is unique to HMC373LP3's bypass capability, and RFOUT (Pin 11) is AC-coupled here but DC-coupled in others. Direct replacement is not possible without layout revision - verify pin mapping and biasing per each device's datasheet before substitution.
107220-HMC373LP3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Amplifier
- Frequency:
- 700MHz ~ 1GHz
- Contents:
- Board(s)
- Utilized IC / Part:
- HMC373LP3
107220-HMC373LP3 FAQ
1.How can I place an order for 107220-HMC373LP3 through Aetrix?
Please submit a Request for Quotation (RFQ) for 107220-HMC373LP3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 107220-HMC373LP3 reliable?
The price and inventory of 107220-HMC373LP3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 107220-HMC373LP3 is usually 5 days.
3.What payment methods are accepted for 107220-HMC373LP3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 107220-HMC373LP3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 107220-HMC373LP3?
107220-HMC373LP3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 107220-HMC373LP3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 107220-HMC373LP3?
For technical support, including 107220-HMC373LP3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 107220-HMC373LP3 requirements.
6.How does Aetrix verify that 107220-HMC373LP3 is sourced from the original manufacturer or authorized distributors?
All 107220-HMC373LP3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 107220-HMC373LP3 meets industry standards.
7.What is the process for return or replacement of 107220-HMC373LP3?
All 107220-HMC373LP3 units undergo pre-shipment inspection (PSI). If there is an issue with 107220-HMC373LP3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 107220-HMC373LP3 part is unused and in its original packaging.
Return procedure for 107220-HMC373LP3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
107220-HMC373LP3 Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
