Analog Devices Inc. 115195-HMC536LP2
- Part No.:
- 115195-HMC536LP2
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
115195-HMC536LP2.pdf
- Description:
- BOARD EVAL HMC536LP2E
- Quantity:
- Payment:

- Shipping:

Inventory:4,027
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
115195-HMC536LP2 from Analog Devices (formerly Hittite Microwave) is a GaAs MMIC SPDT T/R switch for RF front-end signal routing in transceiver architectures. It operates from DC to 6 GHz, delivers 0.6 dB typical insertion loss at DC–3 GHz, 27 dB isolation (RFC to RF1/RF2), and +33 dBm P0.1dB at +5 V control-enabling high-linearity cellular base station and WiMAX access point designs.
For engineers reviewing the 115195-HMC536LP2 datasheet, 115195-HMC536LP2 pinout, 115195-HMC536LP2 application, or 115195-HMC536LP2 equivalent, key selection criteria include its positive-control logic (0/+3V or 0/+5V), 2×2 mm DFN LP2 package with exposed ground paddle, DC-coupled 50 Ω RF ports requiring external blocking capacitors, and guaranteed performance across –40°C to +85°C.
Technical Context
The 115195-HMC536LP2 implements a monolithic GaAs MMIC architecture with integrated bias circuitry enabling single-supply positive voltage control without external level-shifting. Its SPDT T/R topology routes RF between a common RFC port and either RF1 or RF2 under complementary A/B logic states, supporting full-duplex transceiver switching with DC coupling and no internal bias tees.
It features on-chip termination for control inputs (25 μA typical current draw), 33 ns rise/fall time, and 70 ns turn-on/turn-off delay-optimized for fast-agile wireless infrastructure timing. Thermal design relies on soldering pins 2, 4, 6 and the exposed bottom paddle directly to PCB RF ground to maintain ≤75 °C/W junction-to-board thermal resistance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 6 GHz - supports broadband operation from baseband up through WiMAX and LTE-U bands without reconfiguration. |
| Insertion Loss (DC–3 GHz) | 0.6 dB typ - minimizes RF path attenuation in high-gain receiver chains and power-sensitive transmitter output stages. |
| Isolation (RFC to RF1/RF2) | 27 dB min @ DC–4 GHz - prevents transmit leakage into receive paths, critical for TDD system spectral purity. |
| P0.1dB (Vctl = +5 V) | +33 dBm - enables direct integration after PA stages in small-cell BTS without external attenuation or compression mitigation. |
| Input IP3 (0.5–1.0 GHz) | +54 dBm - ensures low intermodulation distortion in multi-carrier cellular environments with high adjacent-channel interference. |
| Switching Speed (tRISE) | 33 ns - supports rapid channel hopping and dynamic TDD slot switching in 5G NR and TD-LTE systems. |
| Control Voltage | 0/+3 V or 0/+5 V - eliminates need for negative supplies or level translators in FPGA- or ASIC-driven RF control interfaces. |
Pinout & Package
115195-HMC536LP2 uses a 6-pin 2×2 mm leadless DFN LP2 package (4 mm² footprint) with an exposed metal ground paddle on the bottom requiring solder connection to PCB RF ground. All RF pins (RFC, RF1, RF2) are DC-coupled and internally matched to 50 Ω; external DC-blocking capacitors are mandatory per application schematic.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Control Input A | Positive logic input; high selects RF1 path, low selects RF2 path per truth table; 0/+3V or 0/+5V compatible. |
| 3 (B) | Control Input B | Complementary control input to A; driven opposite A to define RFC→RF1 or RFC→RF2 state; same voltage range as A. |
| 2, 4, 6 (RFC, RF1, RF2) | RF Signal Ports | DC-coupled 50 Ω ports; RFC is common transceiver port; RF1/RF2 are antenna/receive or diversity paths; require external DC blocks. |
| 5 (N/C) | No-Connect Terminal | Must be connected to RF ground to maximize isolation between RF1 and RF2; not internally connected but electrically sensitive. |
Key Features
| Feature | Design Value |
|---|---|
| Positive Control Logic | Eliminates need for negative supply or level shifters-simplifies interface with 3.3 V or 5 V digital controllers and FPGAs. |
| DC-Coupled RF Ports | Enables baseband and sub-GHz operation down to DC without external bias tees-reduces component count and board area. |
| Exposed Ground Paddle | Provides low-inductance RF grounding path and thermal conduction-critical for maintaining <75 °C/W θJB and stable RF performance at +85 °C. |
| High Linearity (IP3) | +54 dBm IP3 at low frequencies allows deployment in multi-carrier macrocell and distributed antenna systems without distortion-induced ACLR degradation. |
| MSL1 Rating | Supports standard Pb-free or Sn/Pb reflow profiles (260 °C peak for RoHS version)-enables compatibility with high-volume SMT assembly lines. |
Applications
| Cellular Base Station Transceivers | WiMAX/WiBro Subscriber Units |
|---|---|
Use Scenario: TDD-based small-cell BTS with shared antenna for TX/RX switching in 2.3–2.7 GHz band. IC Role / Device Role / Timing Role: SPDT T/R switch routing RF between PA/LNA and antenna under FPGA-controlled A/B logic with <70 ns latency. Use Value: 0.6 dB insertion loss preserves EVM in 256-QAM transmission; +33 dBm P0.1dB handles PA output without compression. | Use Scenario: Outdoor CPE unit operating in 3.5 GHz WiMAX band with MIMO diversity switching. IC Role / Device Role / Timing Role: Dual-path RF selector enabling antenna diversity or calibration loopback via RFC↔RF1/RF2 reconfiguration. Use Value: 27 dB isolation prevents self-interference during simultaneous RX monitoring and TX calibration sequences. |
| CATV/CMTS Upstream Path | RF Test Instrumentation |
Use Scenario: Upstream signal conditioning module in cable modem termination system handling DOCSIS 3.1 upstream channels (5–85 MHz). IC Role / Device Role / Timing Role: Low-loss RF path selector routing upstream signals between multiple upstream ports and measurement circuits. Use Value: DC-coupled operation supports baseband-compatible 5 MHz low-end frequency; 20 dB return loss ensures impedance match into upstream amplifiers. | Use Scenario: Automated test fixture for characterizing power amplifiers and filters across 1–6 GHz. IC Role / Device Role / Timing Role: High-reliability RF path switch enabling sequential DUT connection to VNA ports without manual coaxial rework. Use Value: +54 dBm IP3 ensures minimal harmonic generation during two-tone IMD testing; 33 ns switching enables fast test sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPDT T/R switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC547LP3E | Wider bandwidth (DC–13 GHz), higher P0.1dB (+35 dBm), larger 3×3 mm LP3 package. | Suitable for millimeter-wave test equipment and Ka-band satellite modems where 6 GHz limit is insufficient. | Select when >6 GHz coverage or higher power handling is required; requires PCB layout revision due to larger footprint and different pinout. |
| Qorvo QM11036 | Si-based, lower cost, 0.8 dB IL @ 2.7 GHz, +28 dBm P0.1dB, 5×5 mm QFN. | Better suited for cost-sensitive consumer Wi-Fi 6E modules where linearity and size are secondary to BOM reduction. | Choose for non-critical infrastructure applications with relaxed IP3 and thermal requirements; not drop-in due to different control logic and package. |
Compared with HMC547LP3E and QM11036, the 115195-HMC536LP2 offers optimal balance of size (2×2 mm), linearity (+54 dBm IP3), and DC–6 GHz coverage for space-constrained cellular/WiMAX infrastructure-making it preferred where thermal density, broadband fidelity, and compact layout are jointly prioritized.
Availability
115195-HMC536LP2 is available at Aetrix Electronics and suitable for cellular infrastructure, fixed wireless access, and RF test instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for 115195-HMC536LP2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF portfolio for communications, defense, and instrumentation markets.
The 115195-HMC536LP2 belongs to the Hittite GaAs MMIC Switch family, engineered for high-linearity, low-loss RF signal routing in wireless infrastructure and test equipment where DC coupling, positive control, and thermal robustness are essential.
FAQ
What is the recommended DC-blocking capacitor value for 115195-HMC536LP2 RF ports?
For 115195-HMC536LP2, use 100 pF 0402 ceramic capacitors at each RF port (RFC, RF1, RF2) as specified in the evaluation PCB BOM. This value supports operation down to 5 MHz while maintaining impedance integrity; lower values may compromise low-frequency response, and higher values increase series inductance and degrade >3 GHz performance.
Does 115195-HMC536LP2 require external bias tees?
No, 115195-HMC536LP2 does not require external bias tees because all RF ports are DC-coupled and internally matched to 50 Ω. However, external DC-blocking capacitors are mandatory to prevent control voltage leakage and ensure proper DC isolation between RF stages in the signal chain.
What is the maximum operating temperature for continuous operation of 115195-HMC536LP2?
The 115195-HMC536LP2 is rated for continuous operation from –40°C to +85°C ambient. At +85°C, derating applies: maximum continuous power dissipation drops to 0.86 W, with thermal resistance of 75 °C/W requiring full ground paddle soldering to maintain safe junction temperature below 150°C.
Can 115195-HMC536LP2 operate with only +3 V control voltage?
Yes, 115195-HMC536LP2 fully supports +3 V control voltage (0/+3 V logic), delivering +29 dBm P0.1dB and +52 dBm IP3 across 1–3 GHz. Its on-chip bias circuitry draws only 25 μA typical at +3 V, making it compatible with low-power microcontrollers and FPGA I/O banks without additional drivers.
How is the exposed ground paddle on 115195-HMC536LP2 connected in PCB layout?
The exposed ground paddle on 115195-HMC536LP2 must be soldered to a solid, low-impedance RF ground plane using ≥4 thermal vias (0.3 mm diameter, spaced evenly). Per datasheet, pins 2, 4, 6 and the paddle must all connect directly to ground-failure to do so degrades isolation, increases thermal resistance, and risks exceeding 150°C channel temperature under full RF load.
115195-HMC536LP2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Switch, SPDT
- Frequency:
- 0Hz ~ 6GHz
- Contents:
- Board(s)
- Utilized IC / Part:
- HMC536LP2
115195-HMC536LP2 FAQ
1.How can I place an order for 115195-HMC536LP2 through Aetrix?
Please submit a Request for Quotation (RFQ) for 115195-HMC536LP2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 115195-HMC536LP2 reliable?
The price and inventory of 115195-HMC536LP2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 115195-HMC536LP2 is usually 5 days.
3.What payment methods are accepted for 115195-HMC536LP2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 115195-HMC536LP2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 115195-HMC536LP2?
115195-HMC536LP2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 115195-HMC536LP2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 115195-HMC536LP2?
For technical support, including 115195-HMC536LP2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 115195-HMC536LP2 requirements.
6.How does Aetrix verify that 115195-HMC536LP2 is sourced from the original manufacturer or authorized distributors?
All 115195-HMC536LP2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 115195-HMC536LP2 meets industry standards.
7.What is the process for return or replacement of 115195-HMC536LP2?
All 115195-HMC536LP2 units undergo pre-shipment inspection (PSI). If there is an issue with 115195-HMC536LP2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 115195-HMC536LP2 part is unused and in its original packaging.
Return procedure for 115195-HMC536LP2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
115195-HMC536LP2 Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

