Microchip Technology 11AA02E64-I/SN
- Part No.:
- 11AA02E64-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
11AA02E64-I/SN.pdf
- Description:
- IC EEPROM 2KBIT SGL WIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:914
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11AA02E64-I/SN from Microchip Technology Inc. is a 2 Kbit serial EEPROM with preprogrammed, globally unique 64-bit EUI-64™ node address, single I/O UNI/O® interface, 256 × 8-bit organization, and industrial temperature range (−40°C to +85°C). It delivers low-power operation (1 µA standby, 1 mA active), Schmitt-trigger inputs, output slope control, and 100 kbps bit rate-used in embedded device identity and secure boot applications.
For engineers reviewing the 11AA02E64-I/SN datasheet, 11AA02E64-I/SN pinout, 11AA02E64-I/SN application, or 11AA02E64-I/SN equivalent, key selection criteria include EUI-64™ uniqueness, UNI/O® single-pin serial protocol compatibility, write-protection granularity (none/1/4/1/2/all), page-write buffer (16 bytes), and industrial-grade reliability (1M endurance, >200-year data retention).
Technical Context
The 11AA02E64-I/SN implements Manchester-encoded UNI/O® bus communication over a single SCIO line, eliminating need for separate clock lines. Its internal block diagram includes a current-limited slope-controlled SCIO driver, STATUS register with WIP/WEL/BP bits, and page latches supporting self-timed write cycles.
It operates across 1.8V–5.5V supply, supports dynamic polling of WIP/WEL bits via RDSR with MAK-repeated reads, and enforces strict bus synchronization using start-header-based clock recovery and re-synchronization on every MAK edge-tolerating ±0.50% frequency drift per byte and ±0.06 UI input jitter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 2 Kbit (256 × 8-bit organization) - fixed memory map usable for MAC address storage and firmware metadata |
| Interface | Single I/O UNI/O® bus with Manchester encoding - eliminates dedicated clock line, reduces PCB routing complexity |
| Node Identity | EUI-64™ compliant preprogrammed 64-bit address - factory-programmed, globally unique, immutable identifier for IEEE 802-compliant networking |
| Write Protection | Block protection via BP0/BP1 bits (none / upper 1/4 / upper 1/2 / all) - enables selective firmware parameter locking without full-array lock |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention - validated for long-life industrial deployments with infrequent updates |
| Power Consumption | 1 µA max standby current at 5.5V/85°C; 1 mA typical active current at 2.5V - enables always-on identity storage in battery-backed systems |
| Timing | 100 kbps max bit rate (equivalent to 100 kHz clock); 5 ms max byte/page write cycle - defines minimum command interval and system response latency |
Pinout & Package
11AA02E64-I/SN is packaged in 3-lead SOT-23 (SN suffix) with exposed pad not electrically connected. Pinout is minimal and unidirectional: SCIO serves as bidirectional serial clock/data I/O, VCC supplies 1.8–5.5V, and VSS is ground reference.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCIO | Serial Clock/Data Input/Output | Manchester-encoded bidirectional UNI/O® bus line - requires no external pull-up; internal slope control suppresses ground bounce |
| VCC | Supply Voltage | 1.8V–5.5V power input - supports direct connection to 3.3V or 5V rails; low-voltage operation enables compatibility with energy-harvesting subsystems |
| VSS | Ground | Reference return path for SCIO and internal logic - must be low-impedance to maintain noise immunity of Schmitt-trigger inputs |
Key Features
| Feature | Design Value |
|---|---|
| Preprogrammed EUI-64™ address | Factory-burned, globally unique 64-bit identifier - eliminates host-side MAC generation logic and ensures IEEE 802 compliance out-of-box |
| UNI/O® single-pin interface | Manchester-encoded serial protocol over one I/O - reduces MCU GPIO usage and simplifies layout in space-constrained modules |
| Page-write buffer (16 bytes) | Enables burst writes within same physical page - cuts total write time vs. byte-by-byte programming and minimizes host CPU overhead |
| Status register with WIP/WEL | Real-time write-in-progress and write-enable latch monitoring - allows non-blocking polling without command overhead or timeout uncertainty |
| Schmitt-trigger SCIO input | Hysteresis ≥0.05×VCC - rejects high-frequency noise on shared PCB traces and improves robustness in electrically noisy industrial environments |
Applications
| Network Device Identity | Firmware Parameter Storage |
|---|---|
Use Scenario: Assigning unique MAC addresses to Ethernet/Wi-Fi modules during manufacturing test. IC Role / Device Role / Timing Role: Factory-programmed EUI-64™ source for IEEE 802-compliant link-layer addressing. Use Value: Eliminates software-based MAC generation and validation; guarantees global uniqueness without host intervention. | Use Scenario: Storing calibrated sensor offsets, calibration coefficients, or device-specific configuration flags in IoT edge nodes. IC Role / Device Role / Timing Role: Nonvolatile parameter repository with selective block write protection. Use Value: Prevents accidental overwrite of critical calibration data while allowing runtime updates to user-configurable fields. |
| Secure Boot Root Key | Industrial Controller Node ID |
Use Scenario: Holding immutable root public key or hash used to verify signed bootloader images in safety-critical PLCs. IC Role / Device Role / Timing Role: Tamper-resistant identity anchor for cryptographic chain-of-trust initialization. Use Value: Provides hardware-rooted trust boundary; write-protection prevents unauthorized key replacement during field service. | Use Scenario: Providing unique node identifiers for Modbus RTU or CANopen networks in factory automation systems. IC Role / Device Role / Timing Role: Persistent network node address storage with guaranteed uniqueness across vendor ecosystems. Use Value: Enables plug-and-play device commissioning without manual DIP-switch configuration or host-assigned IDs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with unique node identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA02E48-I/SN | EUI-48™ (48-bit) preprogrammed address; identical density, UNI/O® interface, package, and timing | Supports legacy 48-bit MAC standards only; lacks extended EUI-64™ namespace required for IPv6 autoconfiguration | Select when IEEE 802.3/Ethernet MAC-only use case suffices and EUI-64™ is unnecessary |
| AT24C02C-SSHM-T | I²C interface (2-wire), no factory-programmed node address, 128-byte page size, 1 MHz max clock | Requires external MAC generation logic; lacks built-in identity - adds firmware complexity and uniqueness risk | Select when I²C infrastructure exists and host MCU handles identity management; avoid if EUI-64™ compliance is mandatory |
Compared with 11AA02E64-I/SN, 11AA02E48-I/SN offers identical functionality but limited to 48-bit addressing, while AT24C02C-SSHM-T trades built-in identity and single-pin simplicity for higher-speed I²C-but introduces host-side identity management risk and additional GPIO requirements.
Availability
11AA02E64-I/SN is available at Aetrix Electronics and suitable for industrial controller node identification, secure boot root key storage, network device identity assignment, and firmware parameter retention requiring stable component supply across multi-year production cycles.
Supply support for 11AA02E64-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions for industrial, automotive, and consumer applications.
The 11AA02E64-I/SN belongs to Microchip's UNI/O® serial EEPROM product line, designed specifically to provide factory-programmed, globally unique node identities for embedded networking and secure boot applications with minimal pin count and power budget.
FAQ
What is the factory-programmed identity format for the 11AA02E64-I/SN?
The 11AA02E64-I/SN contains a preprogrammed, globally unique 64-bit EUI-64™ node address permanently written at manufacture. This address complies with IEEE Std 802-2014 and is immutable-no field programming or modification is possible. It is used directly by host systems for MAC address derivation, IPv6 interface identifier generation, or secure device authentication. The 11AA02E64-I/SN does not support EUI-48™; that variant is the 11AA02E48-I/SN.
Does the 11AA02E64-I/SN require external pull-up resistors on the SCIO line?
No, the 11AA02E64-I/SN does not require external pull-up resistors on the SCIO line. Its UNI/O® interface uses an actively driven, current-limited, slope-controlled output stage that meets bus timing and signal integrity requirements without external components. The internal design includes Schmitt-trigger inputs and controlled edge rates to eliminate ground bounce and ensure reliable Manchester decoding-even under noisy conditions or long trace lengths.
How does write protection work on the 11AA02E64-I/SN?
Write protection on the 11AA02E64-I/SN is controlled by two nonvolatile BP0 and BP1 bits in the STATUS register, set via the WRSR instruction. These bits define four protection levels: none, upper 1/4 (addresses C0h–FFh), upper 1/2 (80h–FFh), or full array (00h–FFh). Protection is enforced at the hardware level during WRITE commands-no software check is needed. The 11AA02E64-I/SN retains protection state across power cycles and supports partial-array locking while leaving other regions writable.
Can the 11AA02E64-I/SN operate below 2.5V?
Yes, the 11AA02E64-I/SN operates down to 1.8V, but with specified performance limits: DC characteristics apply at TA = −20°C to +85°C for VCC = 1.8V–2.5V, and AC timing (e.g., 100 kbps max bit rate) remains valid. Standby current stays ≤1 µA, and active current is typically 1 mA at 2.5V. Operation below 1.8V is not characterized or guaranteed-the 11AA02E64-I/SN must be powered within its 1.8V–5.5V absolute rating to ensure functional reliability.
What is the maximum write cycle time for the 11AA02E64-I/SN?
The maximum write cycle time for the 11AA02E64-I/SN is 5 ms for byte or page writes (WRSR, WRITE), and 10 ms for ERAL or SETAL commands. This is a self-timed internal operation-the host must poll the WIP bit in the STATUS register (via RDSR) to detect completion. No external timing control or wait states are required. The 11AA02E64-I/SN guarantees this timing across its full industrial temperature range (−40°C to +85°C) and supply voltage range (1.8V–5.5V).
11AA02E64-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
11AA02E64-I/SN FAQ
1.How can I place an order for 11AA02E64-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 11AA02E64-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11AA02E64-I/SN reliable?
The price and inventory of 11AA02E64-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11AA02E64-I/SN is usually 5 days.
3.What payment methods are accepted for 11AA02E64-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11AA02E64-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11AA02E64-I/SN?
11AA02E64-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11AA02E64-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11AA02E64-I/SN?
For technical support, including 11AA02E64-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11AA02E64-I/SN requirements.
6.How does Aetrix verify that 11AA02E64-I/SN is sourced from the original manufacturer or authorized distributors?
All 11AA02E64-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11AA02E64-I/SN meets industry standards.
7.What is the process for return or replacement of 11AA02E64-I/SN?
All 11AA02E64-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 11AA02E64-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11AA02E64-I/SN part is unused and in its original packaging.
Return procedure for 11AA02E64-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11AA02E64-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
