Microchip Technology 11AA040T-I/TT
- Part No.:
- 11AA040T-I/TT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
11AA040T-I/TT.pdf
- Description:
- IC EEPROM 4KBIT SGL WIRE SOT23-3
- Quantity:
- Payment:

- Shipping:

Inventory:3,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11AA040T-I/TT from Microchip Technology is a 4 Kbit (512 × 8) serial EEPROM with UNI/O® single I/O bus interface, operating from 1.8V to 5.5V, featuring 16-byte page write buffer, Schmitt-trigger SCIO input, and 1 µA max standby current over –40°C to +85°C industrial temperature range. It is used in space-constrained embedded systems for parameter storage, calibration data retention, and firmware configuration.
For engineers reviewing the 11AA040T-I/TT datasheet, 11AA040T-I/TT pinout, 11AA040T-I/TT application, or 11AA040T-I/TT equivalent, key selection considerations include its 3-lead SOT-23 (TT) package, Manchester-encoded UNI/O® protocol compatibility, 100 kbps bit rate, built-in block write protection, and endurance of 1 million erase/write cycles.
Technical Context
The 11AA040T-I/TT implements a Manchester-encoded, single-wire UNI/O® bus protocol where clock and data are embedded in the SCIO signal, eliminating need for separate clock lines. Its internal architecture includes a status register with WIP and WEL bits, page latches for 16-byte buffered writes, and re-synchronization circuitry tolerant to ±0.5% frequency drift per byte and ±0.06 UI edge jitter.
It uses low-power CMOS design with active current ≤1 mA (typical), standby current ≤1 µA (max), and features slope-controlled SCIO output to suppress ground bounce. Memory organization is fixed at 512 × 8 bits, with no address pins - device addressing is hardwired to 0xA0 via internal family code '1010' and device code '0000'.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 4 Kbit (512 × 8 memory array) |
| VCC Range | 1.8V to 5.5V - enables direct interfacing with 1.8V logic and legacy 3.3V/5V systems |
| Interface | Single I/O UNI/O® bus - reduces PCB routing to one signal plus VCC/VSS, no external clock required |
| Page Size | 16 bytes - allows efficient burst writes without exceeding physical page boundaries |
| Write Endurance | 1,000,000 cycles - supports long-term field updates in programmable devices |
| Data Retention | >200 years - ensures nonvolatile storage integrity across product lifecycle |
| Max Bit Rate | 100 kbps - corresponds to 100 kHz clock-equivalent timing for deterministic firmware timing budgets |
| Temp Range | –40°C to +85°C (Industrial) - qualified for industrial control, metering, and automotive body electronics |
Pinout & Package
11AA040T-I/TT is packaged in 3-lead SOT-23 (TT), with pin 1 = SCIO (Serial Clock/Data I/O), pin 2 = VSS (Ground), pin 3 = VCC (Supply Voltage). No NC pins - all three terminals are functional and electrically defined.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCIO | Serial Clock and Data I/O | Manchester-encoded bidirectional bus line - carries clock, commands, addresses, and data; includes Schmitt trigger and slope control |
| VSS | Ground Reference | Return path for all internal currents; must be low-impedance to maintain noise immunity and timing accuracy |
| VCC | Power Supply Input | Supplies core logic and EEPROM array; supports 1.8V–5.5V operation with internal voltage regulation for programming |
Key Features
| Feature | Design Value |
|---|---|
| UNI/O® Serial Interface | Single-pin bus eliminates clock line and address pins - reduces BOM count and routing complexity in ultra-compact designs |
| Page-Write Buffer (16 B) | Enables atomic multi-byte writes within one physical page - avoids partial-write corruption during power loss |
| Status Register (WIP/WEL) | Allows real-time polling of write progress and write-enable state without halting host MCU execution |
| Block Write Protection | Configurable via BP0/BP1 bits to protect 0%, 25%, 50%, or 100% of memory - prevents accidental firmware overwrite |
| Schmitt Trigger + Slope Control | Rejects noise on SCIO line and suppresses ground bounce - ensures reliable communication in noisy industrial environments |
Applications
| Smart Sensor Calibration Storage | IoT Device Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and temperature compensation tables in MEMS accelerometers and pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization; read-only during normal operation; write-once during calibration. Use Value: Enables plug-and-play sensor modules with guaranteed accuracy across temperature and lifetime - leverages 200+ year data retention and 1M-cycle endurance for recalibration support. | Use Scenario: Holding Wi-Fi credentials, OTA update flags, and user preferences in battery-powered BLE/Wi-Fi edge nodes. IC Role / Device Role / Timing Role: Low-power configuration manager interfaced via GPIO bit-banging; accessed infrequently but must survive deep sleep and brown-out events. Use Value: Achieves sub-µA system standby by leveraging 1 µA max ICCS and 1.8V operation - eliminates need for backup capacitors or higher-voltage EEPROMs. |
| Industrial PLC Parameter Backup | Automotive Body Control Module Settings |
Use Scenario: Retaining runtime-configured I/O mapping, alarm thresholds, and scheduling parameters in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Field-updatable memory accessed via microcontroller's GPIO; write-protected during normal operation using STATUS register BP bits. Use Value: Prevents unauthorized or accidental reconfiguration via hardware-level block protection - supports secure maintenance workflows without firmware changes. | Use Scenario: Storing seat position memory, mirror angle presets, and lighting profiles in automotive door modules and junction boxes. IC Role / Device Role / Timing Role: Automotive-grade (I-temp) nonvolatile storage interfaced through low-pin-count MCU GPIO; withstands repeated ignition cycling and thermal stress. Use Value: Qualified for –40°C to +85°C operation with >4 kV ESD protection - ensures reliability in under-hood and door cavity environments without additional protection circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11LC040T-I/TT | Same density and pinout, but 2.5–5.5V VCC range - lacks 1.8V operation capability | Not suitable for 1.8V logic systems; requires level-shifting or supply rail adjustment | Select only if system operates ≥2.5V and cost sensitivity outweighs voltage flexibility |
| AT24C04D-SSHM-T | I²C interface (2-wire), 4Kbit, SOIC-8 package - requires two dedicated I/O pins and external pull-ups | Higher pin count and board area; incompatible protocol - firmware rewrite required | Choose when existing I²C infrastructure exists and UNI/O® driver support is unavailable |
Compared with 11LC040T-I/TT, the 11AA040T-I/TT enables direct 1.8V integration and lower standby power; compared with AT24C04D-SSHM-T, it reduces GPIO usage and eliminates pull-up resistors but requires UNI/O®-capable firmware stack.
Availability
11AA040T-I/TT is available at Aetrix Electronics and suitable for industrial control systems, IoT endpoint devices, and automotive body electronics requiring stable component supply, long-term obsolescence management, and RoHS-compliant packaging.
Supply support for 11AA040T-I/TT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products for embedded applications.
The 11AAxxx family was designed specifically for ultra-low-pin-count, low-power systems needing reliable nonvolatile storage - prioritizing single-wire simplicity, 1.8V compatibility, and robust noise immunity in space-constrained environments.
FAQ
What is the UNI/O® interface used by the 11AA040T-I/TT, and how does it differ from I²C or SPI?
The 11AA040T-I/TT uses Microchip's patented UNI/O® bus - a single-wire, Manchester-encoded serial interface that embeds clock and data on the SCIO line. Unlike I²C (2-wire, open-drain) or SPI (4-wire, synchronous), UNI/O® requires only one I/O pin plus power/ground, eliminates external clock lines and pull-up resistors, and uses self-clocking decoding. This reduces PCB complexity and GPIO usage while maintaining deterministic timing up to 100 kbps. The 11AA040T-I/TT implements this protocol natively and cannot operate in I²C or SPI mode.
Does the 11AA040T-I/TT support write protection, and how is it configured?
Yes, the 11AA040T-I/TT supports hardware-based block write protection via two nonvolatile BP0 and BP1 bits in its STATUS register. These bits are programmed using the WRSR (Write Status Register) command and allow protection of 0%, 25%, 50%, or 100% of the memory array. Protection is enforced at the silicon level - writes to protected blocks are ignored without error signaling. The 11AA040T-I/TT also includes built-in power-on/off data protection and a write-enable latch (WEL) that must be set via WREN before any write operation, adding a software-controlled safety layer.
What is the maximum write speed and page size of the 11AA040T-I/TT, and how does page writing work?
The 11AA040T-I/TT has a fixed page size of 16 bytes and supports page writes of up to 16 bytes in a single command. While the serial bus supports up to 100 kbps (100 kHz equivalent), the internal write cycle time is 5–10 ms per byte or page - meaning full 16-byte page writes complete in ~10 ms. During this time, the WIP bit in the STATUS register reads '1'. The 11AA040T-I/TT does not support wrap-around writes across page boundaries; attempting to write past the end of a 16-byte page causes rollover to the start of the same page, overwriting prior data - firmware must enforce alignment.
Can the 11AA040T-I/TT operate reliably at 1.8V, and what are its current consumption specs at that voltage?
Yes, the 11AA040T-I/TT is fully specified for 1.8V operation (minimum VCC = 1.8V) across the industrial temperature range (–40°C to +85°C). At 1.8V, its typical active current (ICC Read) is 1 mA, and its maximum standby current (ICCS) is 1 µA. These values are confirmed in the DC Characteristics table of DS22067J, making the 11AA040T-I/TT suitable for battery-powered and energy-harvesting applications where ultra-low quiescent power is critical - unlike the 11LC040T-I/TT, which requires ≥2.5V.
What package type and pin configuration does the 11AA040T-I/TT use, and are there alternate packages available for the same part number?
The 11AA040T-I/TT uses the 3-lead SOT-23 package (TT suffix), with pin 1 = SCIO, pin 2 = VSS, pin 3 = VCC - no NC pins. This exact part number (11AA040T-I/TT) is only available in TT packaging. Other variants of the 11AA040 exist in different packages (e.g., 11AA040-I/P in PDIP, 11AA040-I/SN in SOIC), but the 'T-I/TT' suffix uniquely identifies the SOT-23 variant. The pinout is electrically identical across packages, but mechanical dimensions and thermal characteristics differ - the TT package offers smallest footprint and lowest profile for high-density layouts.
11AA040T-I/TT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
11AA040T-I/TT FAQ
1.How can I place an order for 11AA040T-I/TT through Aetrix?
Please submit a Request for Quotation (RFQ) for 11AA040T-I/TT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11AA040T-I/TT reliable?
The price and inventory of 11AA040T-I/TT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11AA040T-I/TT is usually 5 days.
3.What payment methods are accepted for 11AA040T-I/TT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11AA040T-I/TT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11AA040T-I/TT?
11AA040T-I/TT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11AA040T-I/TT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11AA040T-I/TT?
For technical support, including 11AA040T-I/TT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11AA040T-I/TT requirements.
6.How does Aetrix verify that 11AA040T-I/TT is sourced from the original manufacturer or authorized distributors?
All 11AA040T-I/TT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11AA040T-I/TT meets industry standards.
7.What is the process for return or replacement of 11AA040T-I/TT?
All 11AA040T-I/TT units undergo pre-shipment inspection (PSI). If there is an issue with 11AA040T-I/TT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11AA040T-I/TT part is unused and in its original packaging.
Return procedure for 11AA040T-I/TT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11AA040T-I/TT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
