Microchip Technology 11LC020-I/P
- Part No.:
- 11LC020-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
11LC020-I/P.pdf
- Description:
- IC EEPROM 2KBIT SGL WIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11LC020-I/P from Microchip Technology Inc. is a 2 Kbit (256 × 8) serial EEPROM using the UNI/O® single I/O bus interface. It operates from 2.5V to 5.5V, draws 1 mA active current and 1 µA standby current (max.), and supports 100 kbps bit rate with Manchester-encoded SCIO communication. It is used in space-constrained embedded systems for nonvolatile parameter storage, such as calibration data in industrial sensors.
For engineers reviewing the 11LC020-I/P datasheet, 11LC020-I/P pinout, 11LC020-I/P application, or 11LC020-I/P equivalent, key selection considerations include its 3-lead SOT-23 package, I²C-alternative UNI/O® protocol, page-write buffer (16 bytes), STATUS register control, and industrial temperature range (–40°C to +85°C).
Technical Context
The 11LC020-I/P implements a Manchester-encoded, master-controlled UNI/O® bus with SCIO as the sole bidirectional signal line. Its internal architecture includes a 256 × 8-bit EEPROM array, 16-byte page write buffer, STATUS register (WIP/WEL/BP bits), and slope-controlled output driver to suppress ground bounce.
It features Schmitt-trigger inputs for noise immunity, self-timed write cycles (5–10 ms), block write protection (none/¼/½/all), and built-in power-on/off write protection. Timing relies on start-header synchronization and MAK/NoMAK acknowledge sequences - no external clock or address lines required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 2 Kbit (256 × 8 organization) - fixed memory map for deterministic addressing |
| VCC Range | 2.5V to 5.5V - compatible with standard 3.3V and 5V logic domains without level shifting |
| Bus Interface | Single I/O UNI/O® - eliminates need for dedicated clock/SCL and data/SDA lines |
| Page Size | 16 bytes - enables efficient burst writes within physical page boundaries |
| Write Endurance | 1,000,000 cycles - supports frequent field calibration or logging in industrial firmware |
| Data Retention | >200 years - ensures long-term reliability in unpowered storage applications |
| Temp Range | –40°C to +85°C (Industrial) - validated for operation in factory automation and motor control environments |
Pinout & Package
Package: 3-lead SOT-23 (TT suffix), with SCIO, VCC, and VSS terminals. Pin 1 = SCIO, Pin 2 = VCC, Pin 3 = VSS (top-down view per DS22067J-page 2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCIO | Serial Clock/Data I/O | Manchester-encoded bidirectional bus line - carries clock and data in one signal; requires master-initiated start header and ACK sequencing |
| VCC | Supply Voltage | Power input (2.5–5.5V); powers internal HV generator for EEPROM programming |
| VSS | Ground | Reference return path; tied to system GND - critical for Schmitt-trigger noise margin and slope-control stability |
Key Features
| Feature | Design Value |
|---|---|
| UNI/O® Serial Bus | Single-pin interface reduces PCB routing complexity and saves board space vs. I²C or SPI |
| Page-Write Buffer | 16-byte buffer allows burst writes without intermediate polling - improves firmware efficiency during configuration updates |
| STATUS Register | Provides real-time WIP flag and WEL state - enables software to avoid premature read attempts during write cycles |
| Schmitt Trigger Inputs | Input hysteresis ≥0.05×VCC - rejects high-frequency noise on SCIO in electrically noisy industrial environments |
| Output Slope Control | Controlled edge rates eliminate ground bounce - prevents false triggering in mixed-signal systems sharing VSS |
Applications
| Industrial Sensor Calibration | Motor Drive Parameter Storage |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables in analog sensor modules. IC Role / Device Role / Timing Role: Nonvolatile memory holding persistent calibration data accessed at power-up; accessed via UNI/O® during boot sequence. Use Value: Eliminates need for external microcontroller GPIOs or I²C peripherals - simplifies BOM and layout in compact sensor nodes. | Use Scenario: Retaining user-configured torque limits, acceleration profiles, and fault thresholds in BLDC motor controllers. IC Role / Device Role / Timing Role: EEPROM storing runtime-modifiable operational parameters; written infrequently but read on every startup. Use Value: Enables field-upgradable settings without firmware reflash; 1M endurance supports >10 years of service-life parameter adjustments. |
| Medical Device Configuration | Smart Energy Metering |
Use Scenario: Saving device-specific settings (e.g., alarm thresholds, display brightness, language) in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power serial memory interfaced to an MCU's GPIO; accessed only during setup or after user input. Use Value: 1 µA standby current extends battery life in battery-powered devices; UNI/O® minimizes pin count on resource-constrained MCUs. | Use Scenario: Storing tariff schedules, meter ID, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory with block write protection - critical sections (e.g., billing data) locked via BP0/BP1 bits. Use Value: Hardware-enforced write protection prevents unauthorized modification of revenue-critical parameters without explicit WREN/WRSR sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA020-I/P | Same density (2 Kbit), but wider VCC range (1.8–5.5V); identical UNI/O® interface, pinout, and timing | Supports 1.8V systems (e.g., ultra-low-power IoT nodes); not rated for automotive temp range | Select 11AA020-I/P only if operating below 2.5V; otherwise 11LC020-I/P offers better noise immunity at 2.5V+ due to higher VIH/VIL thresholds |
| 24LC02BT-I/OT | I²C interface (2-wire), 2 Kbit, same SOT-23-3 package; requires separate SCL/SDA lines and pull-ups | Requires additional MCU pins and external resistors; incompatible UNI/O® protocol - firmware redesign needed | Choose only when existing design uses I²C infrastructure; not a drop-in replacement - protocol and timing differ fundamentally |
Compared with 11AA020-I/P, the 11LC020-I/P provides tighter input threshold margins above 2.5V and automotive-grade qualification option; compared with 24LC02BT-I/OT, it reduces pin count and eliminates pull-up dependencies but requires UNI/O®-capable firmware stack.
Availability
11LC020-I/P is available at Aetrix Electronics and suitable for industrial sensor calibration, motor drive parameter storage, and medical device configuration requiring stable component supply across extended production lifecycles.
Supply support for 11LC020-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with emphasis on embedded control and reliability.
The 11LC020-I/P belongs to Microchip's UNI/O® serial EEPROM family, designed specifically for cost-sensitive, space-constrained applications needing minimal GPIO usage and robust nonvolatile storage in harsh environments.
FAQ
What is the UNI/O® interface used by the 11LC020-I/P?
The 11LC020-I/P uses Microchip's patented UNI/O® bus - a single-wire, Manchester-encoded serial interface where clock and data are combined on the SCIO pin. Unlike I²C or SPI, it requires no dedicated clock line or address pins, reducing MCU pin count and PCB routing complexity. The 11LC020-I/P acts as a slave, synchronizing to the master's start header and responding via MAK/NoMAK handshaking.
Does the 11LC020-I/P support write protection?
Yes, the 11LC020-I/P supports hardware-based block write protection via two nonvolatile BP0/BP1 bits in its STATUS register. These bits can be programmed using the WRSR command to protect none, 1/4, 1/2, or all of the memory array. Protection is enforced independently of software control - even if the write enable latch is set, protected blocks remain read-only until BP bits are cleared.
What is the maximum write speed and timing behavior of the 11LC020-I/P?
The 11LC020-I/P supports up to 100 kbps bit rate (equivalent to 100 kHz bus frequency), with typical write cycle time of 5 ms for byte writes and 10 ms for page writes. Write operations are self-timed - the WIP bit in the STATUS register must be polled to determine completion. No external wait states or timing delays are required beyond the specified TWC max values.
Can the 11LC020-I/P operate at 1.8V?
No, the 11LC020-I/P is specified for 2.5V to 5.5V operation only. For 1.8V compatibility, Microchip offers the pin-compatible 11AA020-I/P variant, which shares identical density, page size, UNI/O® protocol, and SOT-23-3 packaging but extends VCC down to 1.8V. Using 11LC020-I/P below 2.5V violates absolute maximum ratings and may cause unreliable communication or data corruption.
How does the 11LC020-I/P handle power loss during a write cycle?
The 11LC020-I/P includes built-in power-loss protection circuitry that monitors VCC and aborts write operations if supply voltage drops below safe programming thresholds. Combined with automatic erase-before-write and EEPROM cell architecture, this ensures data integrity - partial writes do not corrupt adjacent memory locations. Additionally, the write enable latch resets on power-up, preventing unintended writes after brown-out recovery.
11LC020-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
11LC020-I/P FAQ
1.How can I place an order for 11LC020-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 11LC020-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11LC020-I/P reliable?
The price and inventory of 11LC020-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11LC020-I/P is usually 5 days.
3.What payment methods are accepted for 11LC020-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11LC020-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11LC020-I/P?
11LC020-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11LC020-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11LC020-I/P?
For technical support, including 11LC020-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11LC020-I/P requirements.
6.How does Aetrix verify that 11LC020-I/P is sourced from the original manufacturer or authorized distributors?
All 11LC020-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11LC020-I/P meets industry standards.
7.What is the process for return or replacement of 11LC020-I/P?
All 11LC020-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 11LC020-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11LC020-I/P part is unused and in its original packaging.
Return procedure for 11LC020-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11LC020-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

