Microchip Technology 11LC040-I/P
- Part No.:
- 11LC040-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
11LC040-I/P.pdf
- Description:
- IC EEPROM 4KBIT SGL WIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:487
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11LC040-I/P from Microchip Technology Inc. is a 4 Kbit (512 × 8) serial EEPROM using the UNI/O® single I/O bus interface. It operates from 2.5V to 5.5V, draws only 1 mA active current and 1 µA standby current (max.), and supports 100 kbps bit rate with Manchester-encoded SCIO communication. It is used in space-constrained embedded systems for parameter storage, calibration data retention, and configuration memory.
For engineers reviewing the 11LC040-I/P datasheet, 11LC040-I/P pinout, 11LC040-I/P application, or 11LC040-I/P equivalent, key selection considerations include its 3-lead SOT-23/TO-92 package compatibility, industrial temperature range (–40°C to +85°C), page-write buffer (16 bytes), STATUS register control, and block write protection options (none, 1/4, 1/2, or full array).
Technical Context
The 11LC040-I/P implements a Manchester-encoded, single-wire UNI/O® bus protocol where clock and data are embedded in the SCIO signal. Its internal architecture includes a 16-byte page buffer, STATUS register with WIP/WEL/BP bits, and re-synchronization circuitry tolerant to ±0.50% frequency drift per byte and ±0.06 UI input edge jitter.
It features Schmitt-trigger inputs for noise immunity, output slope control to suppress ground bounce, and built-in power-on/off write protection. The device uses on-chip high-voltage generation for EEPROM programming and supports self-timed write cycles with no external timing components required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 4 Kbit (512 × 8 organization) |
| VCC Range | 2.5V to 5.5V - supports standard logic supply rails without level shifting |
| Max Bit Rate | 100 kbps - equivalent to 100 kHz clock, enabling low-pin-count microcontroller interfacing |
| Page Size | 16 bytes - defines maximum burst write length before automatic wraparound or write cycle initiation |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in field-updatable systems |
| Data Retention | >200 years - guarantees nonvolatile storage integrity across product lifecycle |
| Temp Range | Industrial: –40°C to +85°C - qualified for commercial and industrial ambient environments |
Pinout & Package
11LC040-I/P is packaged in an 8-lead PDIP (Plastic Dual In-line Package), denoted by the "P" suffix. This through-hole package supports manual prototyping and legacy PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC) | No Connect | Unbonded die pad - must be left floating or tied to VSS per layout guidelines |
| 2 (NC) | No Connect | Unbonded die pad - no electrical function; avoid routing signals to this pin |
| 3 (NC) | No Connect | Unbonded die pad - not internally connected; electrically inert |
| 4 (VSS) | Ground Reference | Primary return path for all internal circuitry and SCIO driver; requires low-impedance connection to system GND |
| 5 (VCC) | Supply Voltage | Power input for core logic and EEPROM array; bypass capacitor (0.1 µF) recommended at pin |
| 6 (NC) | No Connect | Unbonded die pad - no internal connection; leave unconnected |
| 7 (NC) | No Connect | Unbonded die pad - no function; do not tie to any net |
| 8 (SCIO) | Serial Clock/Data I/O | Single bidirectional pin carrying Manchester-encoded command, address, and data; requires pull-up resistor (typically 4.7 kΩ) |
Key Features
| Feature | Design Value |
|---|---|
| UNI/O® Serial Interface | Single I/O bus eliminates need for dedicated clock line - reduces MCU pin count and PCB routing complexity |
| Schmitt Trigger Inputs | Input hysteresis ≥0.05×VCC - rejects noise on SCIO line in electrically noisy industrial environments |
| Output Slope Control | Controlled SCIO edge rates - prevents ground bounce and EMI during fast transitions |
| Status Register Access | Real-time read of WIP (write-in-progress) and WEL (write-enable latch) bits - enables precise software flow control without polling delay assumptions |
| Block Write Protection | Configurable BP0/BP1 bits allow hardware-level locking of 0%, 25%, 50%, or 100% of memory - prevents accidental firmware corruption |
Applications
| Smart Sensor Calibration Storage | Industrial PLC Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and temperature compensation tables in MEMS pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently during power-up or recalibration routines via UNI/O® bus. Use Value: Enables plug-and-play sensor replacement without host MCU firmware updates; 200-year data retention ensures lifetime calibration validity. |
Use Scenario: Holding user-defined I/O mapping, alarm thresholds, and recipe parameters in modular programmable logic controllers. IC Role / Device Role / Timing Role: Parameter EEPROM interfaced to ARM Cortex-M host MCU using GPIO-managed UNI/O® protocol. Use Value: Supports field updates without reprogramming main flash; block protection prevents runtime corruption during brown-out events. |
| Consumer Appliance Settings Backup | Medical Device Usage Logs |
Use Scenario: Retaining user preferences (e.g., temperature setpoints, timer values, language selection) in HVAC controllers and smart ovens. IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during wake-up or mode change; leverages 1 µA standby current. Use Value: Eliminates need for backup battery; withstands >1M write cycles for daily usage over 10+ years. |
Use Scenario: Recording device usage hours, error codes, and calibration timestamps in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile log storage with write-protection enabled after critical event recording. Use Value: Meets IEC 62304 data integrity requirements; ESD rating >4 kV protects against handling-induced corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA040-I/P | Wider VCC range (1.8–5.5V); same density, pinout, and UNI/O® interface | Required for 1.8V–2.5V systems; not rated for automotive temp range | Select 11AA040-I/P only when operating below 2.5V; otherwise 11LC040-I/P offers identical functionality with higher minimum VCC margin. |
| 24LC04B-I/P | I²C interface (2-wire), 4 Kbit, 5.5V max, SOIC-8 package; no UNI/O® compatibility | Requires two MCU pins (SCL/SDA); incompatible bus protocol and command set | Choose 24LC04B-I/P only if existing design uses I²C infrastructure; migration from 11LC040-I/P requires firmware and layout changes. |
Compared with 11AA040-I/P, the 11LC040-I/P provides tighter VCC regulation tolerance above 2.5V and broader automotive qualification, while differing from 24LC04B-I/P in fundamental bus architecture-making it unsuitable for drop-in I²C replacement but optimal for minimal-pin-count UNI/O® implementations.
Availability
11LC040-I/P is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and consumer appliance designs requiring stable component supply, long-term obsolescence management, and RoHS-compliant through-hole packaging.
Supply support for 11LC040-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with a focus on embedded control and connectivity solutions.
The 11LC040-I/P belongs to Microchip's 11XX family of UNI/O® serial EEPROMs, designed specifically for ultra-low-pin-count systems where MCU GPIO resources are constrained and board space is at a premium.
FAQ
What is the UNI/O® interface used by the 11LC040-I/P?
The 11LC040-I/P uses Microchip's patented UNI/O® single-wire serial bus, which embeds clock and data in a Manchester-encoded bitstream on the SCIO pin. Unlike I²C or SPI, it requires only one I/O line plus power and ground, reducing MCU pin usage and simplifying PCB routing. The 11LC040-I/P implements full protocol compliance including start headers, MAK/NoMAK handshaking, and re-synchronization for frequency drift tolerance.
Does the 11LC040-I/P support write protection, and how is it configured?
Yes, the 11LC040-I/P supports hardware-based block write protection via two nonvolatile BP0 and BP1 bits in its STATUS register. These bits are programmed using the WRSR (Write Status Register) command and enable protection of none, 1/4, 1/2, or the entire 512-byte memory array. Protection is active immediately after WRSR execution and persists across power cycles, providing robust defense against accidental writes during firmware updates or brown-out conditions.
What is the maximum write speed and page size of the 11LC040-I/P?
The 11LC040-I/P has a fixed page size of 16 bytes and supports page-write operations up to that limit. A full page write completes in ≤10 ms (typical), while individual byte writes take ≤5 ms. The device does not support faster write speeds beyond these specifications - attempting to exceed the 100 kbps bus rate or issue commands before TWC completion will result in NoSAK responses or communication failure.
Can the 11LC040-I/P operate at 1.8V?
No, the 11LC040-I/P is specified for VCC = 2.5V to 5.5V only. Operation below 2.5V is not guaranteed and may result in unreliable read/write behavior or failure to enter standby mode. For 1.8V systems, the pin-compatible 11AA040-I/P variant should be selected - it shares identical density, package, and UNI/O® functionality but extends the lower VCC limit to 1.8V.
What packages are available for the 11LC040-I/P, and what does the "P" suffix indicate?
The "P" suffix in 11LC040-I/P denotes the 8-lead Plastic Dual In-line Package (PDIP), a through-hole package with 0.3-inch row spacing. This package is distinct from surface-mount variants like SN (SOIC), MS (MSOP), or MN (TDFN). The 11LC040-I/P is not offered in SOT-23 or TO-92 - those packages are used for lower-density variants (e.g., 11LC010-TT) and are not mechanically or electrically interchangeable with the PDIP version.
11LC040-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
11LC040-I/P FAQ
1.How can I place an order for 11LC040-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 11LC040-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11LC040-I/P reliable?
The price and inventory of 11LC040-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11LC040-I/P is usually 5 days.
3.What payment methods are accepted for 11LC040-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11LC040-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11LC040-I/P?
11LC040-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11LC040-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11LC040-I/P?
For technical support, including 11LC040-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11LC040-I/P requirements.
6.How does Aetrix verify that 11LC040-I/P is sourced from the original manufacturer or authorized distributors?
All 11LC040-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11LC040-I/P meets industry standards.
7.What is the process for return or replacement of 11LC040-I/P?
All 11LC040-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 11LC040-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11LC040-I/P part is unused and in its original packaging.
Return procedure for 11LC040-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11LC040-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

