Microchip Technology 11LC160-E/MS
- Part No.:
- 11LC160-E/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
11LC160-E/MS.pdf
- Description:
- IC EEPROM 16KBIT SGL WIRE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,988
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11LC160-E/MS from Microchip Technology is a 16 Kbit (2,048 × 8) serial EEPROM with UNI/O® single-I/O bus interface, operating from 2.5V to 5.5V across -40°C to +125°C, featuring 16-byte page write buffer, 1 µA max standby current, and built-in block write protection for automotive infotainment and body control modules.
For engineers reviewing the 11LC160-E/MS datasheet, 11LC160-E/MS pinout, 11LC160-E/MS application, or 11LC160-E/MS equivalent, key selection considerations include its automotive-grade temperature range, UNI/O® protocol timing tolerance (±5% frequency drift per command), Schmitt-trigger SCIO input, slope-controlled output to suppress ground bounce, and 100 kbps bit rate compatibility with low-pin-count microcontrollers.
Technical Context
The 11LC160-E/MS implements Manchester-encoded UNI/O® communication over a single bidirectional SCIO line, using master-synchronized timing with re-synchronization on every MAK bit to tolerate ±0.50% frequency drift per byte and ±5% total drift per command. Its internal architecture includes a status register with WIP and WEL flags, 16-byte page latches, and HV generator for EEPROM programming.
It supports four block protection modes (none, 1/4, 1/2, or full array) via BP0/BP1 bits in the STATUS register, and enforces write enable latch (WEL) control - requiring explicit WREN before WRITE, WRSR, ERAL, or SETAL commands. Standby mode enters after NoMAK+SAK or standby pulse (≥600 µs high), exiting on SCIO low-to-high transition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 16 Kbit (2,048 × 8 organization) |
| Supply Voltage | 2.5V to 5.5V - enables direct interface with 3.3V/5V automotive MCUs without level shifting |
| Temperature Range | -40°C to +125°C (Automotive E-temp) - qualified for under-hood and dashboard applications |
| Write Cycle Time | ≤10 ms (page or byte) - defines minimum inter-command delay for reliable programming |
| Endurance | 1,000,000 erase/write cycles - supports long-life logging and calibration data storage |
| Data Retention | >200 years at 25°C - ensures firmware parameter integrity over vehicle lifetime |
| UNI/O® Bit Rate | 100 kbps max (equivalent to 100 kHz clock) - sets maximum achievable throughput in constrained I/O designs |
Pinout & Package
11LC160-E/MS is housed in an 8-lead MSOP (MS) package - a compact, surface-mount, thermally enhanced package with exposed pad, suitable for automotive PCBs requiring high reliability and space efficiency.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC) | No Connect | Unbonded die pad - must be left floating or grounded per layout guidelines; no electrical function |
| 2 (NC) | No Connect | Unbonded die pad - no routing or soldering required; avoids unintended coupling |
| 3 (NC) | No Connect | Unbonded die pad - maintains package symmetry and thermal balance |
| 4 (VSS) | Ground Reference | Primary return path for all internal circuitry and SCIO driver; requires low-impedance PCB connection |
| 5 (VCC) | Power Supply | 2.5–5.5V supply input; bypass capacitor (0.1 µF) mandatory near pin for noise immunity |
| 6 (NC) | No Connect | Unbonded die pad - no electrical or thermal role; may be used as mechanical fiducial |
| 7 (NC) | No Connect | Unbonded die pad - no signal or power function; improves manufacturability |
| 8 (SCIO) | Serial Clock/Data I/O | Single bidirectional line carrying Manchester-encoded UNI/O® traffic; integrates Schmitt trigger and slope control |
Key Features
| Feature | Design Value |
|---|---|
| UNI/O® Serial Interface | Single I/O reduces MCU pin count and PCB routing complexity versus I²C/SPI; eliminates dedicated clock line |
| Schmitt Trigger Inputs | 0.05×VCC hysteresis on SCIO rejects noise up to 50 ns spikes - critical for noisy automotive environments |
| Output Slope Control | Controlled edge rates eliminate ground bounce during writes - prevents system-level reset or glitch propagation |
| Page Write Buffer | 16-byte buffer enables burst writes within one command - cuts write overhead by ~85% vs. byte-by-byte programming |
| Status Register Access | Real-time WIP/WEL monitoring via RDSR allows non-blocking polling - avoids fixed delays and improves firmware responsiveness |
Applications
| Automotive Body Control Module | Infotainment System Settings Storage |
|---|---|
Use Scenario: Storing user-configurable settings (seat position, mirror angle, climate presets) across ignition cycles in a BCM. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced to 8-bit automotive MCU via single GPIO pin using UNI/O® protocol. Use Value: Eliminates need for I²C pull-ups and dedicated clock line; 125°C rating ensures operation near engine bay electronics. |
Use Scenario: Retaining radio station presets, display brightness, audio EQ profiles, and language selection in head unit firmware. IC Role / Device Role / Timing Role: Serial EEPROM providing robust, low-power storage for volatile MCU RAM backup during sleep mode. Use Value: 1 µA max standby current extends battery runtime in always-on infotainment systems; 200-year data retention guarantees lifetime calibration validity. |
| Engine Control Unit Calibration Data | ADAS Camera Module Configuration |
Use Scenario: Storing adaptive fuel trim tables, knock sensor learning values, and emission-related calibration parameters subject to field updates. IC Role / Device Role / Timing Role: Field-programmable nonvolatile memory accessed during ECU boot and runtime reconfiguration. Use Value: 1M endurance supports frequent recalibration events; block write protection prevents accidental overwrite of critical safety-critical maps. |
Use Scenario: Holding lens focus offset, white balance coefficients, and exposure compensation values for rear-view or surround-view cameras. IC Role / Device Role / Timing Role: High-reliability serial memory co-located with image sensor ASIC, communicating over shared GPIO. Use Value: MSOP package fits tight camera module footprints; Schmitt-trigger SCIO rejects EMI from nearby video lines and switching regulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA160-I/MS | 1.8–5.5V VCC range; Industrial temp only (-40°C to +85°C); same 16K density and UNI/O® interface | Not qualified for automotive under-hood use; suitable for industrial control panels or consumer appliances | Select 11AA160-I/MS only if system operates below 85°C and requires lower-voltage operation down to 1.8V. |
| AT24C128C-MAHM-T | I²C interface (2-wire), 128Kbit density, 1.7–5.5V, -40°C to +125°C, no page buffer (64-byte pages), no UNI/O® | Requires two dedicated MCU pins (SCL/SDA) and external pull-ups; higher density but incompatible protocol stack | Choose AT24C128C-MAHM-T only when I²C infrastructure exists and higher capacity justifies added pin count and layout complexity. |
Compared with 11AA160-I/MS, the 11LC160-E/MS provides automotive temperature qualification and higher minimum VCC, while differing from AT24C128C-MAHM-T in interface architecture, pin count, and protocol-level software integration effort - making it optimal for new automotive designs prioritizing minimal GPIO usage and AEC-Q200 alignment.
Availability
11LC160-E/MS is available at Aetrix Electronics and suitable for automotive body control, infotainment systems, and ADAS camera modules requiring stable component supply with guaranteed lifecycle continuity and AEC-Q200-aligned sourcing.
Supply support for 11LC160-E/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.
The 11LC160-E/MS belongs to Microchip's UNI/O® serial EEPROM family, designed specifically for space-constrained, low-pin-count automotive and industrial applications where single-I/O simplicity and AEC-Q200 reliability are essential.
FAQ
What is the UNI/O® interface used by the 11LC160-E/MS, and how does it differ from I²C or SPI?
The 11LC160-E/MS uses Microchip's patented UNI/O® bus - a single-wire, Manchester-encoded serial interface that combines clock and data on the SCIO pin. Unlike I²C (2-wire, open-drain) or SPI (4-wire, separate clock/MOSI/MISO/CS), UNI/O® eliminates dedicated clock lines and reduces MCU pin count to one GPIO. It supports 100 kbps operation with built-in jitter tolerance and re-synchronization, making it ideal for automotive systems with limited I/O resources. The 11LC160-E/MS implements this protocol natively without external components.
Does the 11LC160-E/MS require external pull-up resistors on the SCIO line?
No, the 11LC160-E/MS does not require external pull-up resistors on the SCIO line. Its internal output driver includes active slope control and current limiting, and the UNI/O® protocol relies on active drive rather than open-drain topology. External pull-ups would interfere with Manchester encoding and violate the AC timing specifications defined in DS22067J. The 11LC160-E/MS is designed for direct connection to a CMOS-compatible MCU GPIO configured as push-pull.
How is write protection implemented on the 11LC160-E/MS, and can it be disabled?
Write protection on the 11LC160-E/MS is implemented via two nonvolatile BP0/BP1 bits in the STATUS register, enabling four modes: no protection, top 1/4, top 1/2, or full array lock. Protection is set using the WRSR command and persists through power cycles. It cannot be globally disabled - even with WREN asserted, protected blocks remain read-only. To modify protected data, BP bits must first be cleared via WRSR (requiring WREN), then the target address written. This prevents accidental corruption of critical calibration or configuration data.
What is the maximum write endurance and data retention specification for the 11LC160-E/MS?
The 11LC160-E/MS is specified for 1,000,000 erase/write cycles per memory location and >200 years of data retention at 25°C. These values are validated per JEDEC standards and reflect worst-case conditions across the full -40°C to +125°C operating range. Endurance testing was performed at 25°C and 5.5V; actual field endurance may exceed 1M cycles under typical automotive voltage/temperature profiles. Retention degrades logarithmically with temperature - at 125°C, retention remains >10 years, sufficient for automotive ECU lifetimes.
Can the 11LC160-E/MS be used in systems powered by 1.8V logic?
No, the 11LC160-E/MS is not rated for 1.8V operation. Its specified VCC range is 2.5V to 5.5V, and it belongs to the "LC" subfamily optimized for 2.5V minimum supply - distinct from the "AA" series (e.g., 11AA160) which supports 1.8V. Attempting to operate the 11LC160-E/MS below 2.5V may result in unreliable UNI/O® communication, failed writes, or STATUS register read errors. For 1.8V systems, Microchip recommends the 11AA160-I/MS as a functional alternative with identical density and interface.
11LC160-E/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
11LC160-E/MS FAQ
1.How can I place an order for 11LC160-E/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 11LC160-E/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11LC160-E/MS reliable?
The price and inventory of 11LC160-E/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11LC160-E/MS is usually 5 days.
3.What payment methods are accepted for 11LC160-E/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11LC160-E/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11LC160-E/MS?
11LC160-E/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11LC160-E/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11LC160-E/MS?
For technical support, including 11LC160-E/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11LC160-E/MS requirements.
6.How does Aetrix verify that 11LC160-E/MS is sourced from the original manufacturer or authorized distributors?
All 11LC160-E/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11LC160-E/MS meets industry standards.
7.What is the process for return or replacement of 11LC160-E/MS?
All 11LC160-E/MS units undergo pre-shipment inspection (PSI). If there is an issue with 11LC160-E/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11LC160-E/MS part is unused and in its original packaging.
Return procedure for 11LC160-E/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11LC160-E/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

