Microchip Technology 11LC160-E/P
- Part No.:
- 11LC160-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
11LC160-E/P.pdf
- Description:
- IC EEPROM 16KBIT SGL WIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,705
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11LC160-E/P from Microchip Technology Inc. is a 16 Kbit (2,048 × 8) serial EEPROM with UNI/O® single I/O bus interface, operating from 2.5V to 5.5V across -40°C to +125°C automotive temperature range, featuring 16-byte page write buffer, 1 µA max standby current, and built-in block write protection for industrial and automotive control systems.
For engineers reviewing the 11LC160-E/P datasheet, 11LC160-E/P pinout, 11LC160-E/P application, or 11LC160-E/P equivalent, this device serves as a low-pin-count, low-power nonvolatile memory solution where space-constrained designs require reliable data storage with noise-immune Manchester-encoded communication and hardware write protection.
Technical Context
The 11LC160-E/P implements a Manchester-encoded UNI/O® protocol over a single SCIO line, eliminating separate clock lines and reducing PCB routing complexity. It uses internal re-synchronization circuitry tolerant to ±0.50% per byte frequency drift and ±0.06 UI input edge jitter, enabling robust operation in electrically noisy automotive environments.
Its architecture includes a status register with WIP and WEL bits, a 16-byte page latch, Schmitt-triggered SCIO input with 0.05×VCC hysteresis, and slope-controlled output to suppress ground bounce - all supporting deterministic timing with 10–100 kHz bus frequency and 5–10 ms write cycle time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 16 Kbit (2,048 × 8 organization) - supports firmware parameter storage or calibration data tables in compact embedded nodes. |
| VCC Range | 2.5V to 5.5V - compatible with 3.3V and 5V microcontroller I/O without level shifting. |
| Temp Range | -40°C to +125°C (Automotive E-temp) - qualified for under-hood and powertrain control module deployment. |
| Bus Interface | Single I/O UNI/O® with Manchester encoding - eliminates dedicated clock line and reduces signal count to one bidirectional pin. |
| Write Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in logging or configuration update applications. |
| Data Retention | >200 years - guarantees nonvolatile data integrity over full product lifecycle without refresh. |
| Page Size | 16 bytes - enables efficient burst writes while preventing cross-page wrap during firmware updates. |
| Standby Current | 1 µA max at TA = 125°C - minimizes quiescent power in always-on automotive subsystems. |
Pinout & Package
11LC160-E/P is packaged in 8-lead PDIP (Plastic Dual In-line Package), a through-hole format suitable for prototyping, legacy board assembly, and high-reliability industrial modules. Pin 1 is VSS (ground), Pin 4 is NC (no connect), Pin 5 is VCC (supply), Pin 8 is SCIO (serial clock/data I/O).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS (Pin 1) | Ground reference | Primary return path for SCIO signaling and internal logic; must be low-impedance to maintain noise immunity. |
| NC (Pin 4) | No connect | Internally unconnected; no external tie required - simplifies layout and avoids accidental shorts. |
| VCC (Pin 5) | Supply voltage | Power source for EEPROM core and interface logic; requires local 0.1 µF decoupling near pin. |
| SCIO (Pin 8) | Serial Clock/Data I/O | Bidirectional Manchester-encoded bus line - carries both clock and data via edge transitions; supports pull-up only. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt trigger inputs | 0.05×VCC hysteresis on SCIO - rejects sub-50 ns noise spikes and ensures clean signal recovery in EMI-heavy environments. |
| Output slope control | Controlled rise/fall times - prevents ground bounce during fast transitions, critical for stable operation on shared power rails. |
| Status register | WIP and WEL bits accessible via RDSR command - enables real-time polling of write progress and protection state without halting host MCU. |
| Block write protection | Configurable BP0/BP1 bits protect 0%, 25%, 50%, or 100% of memory - prevents accidental overwrites of critical boot or calibration sectors. |
| Auto-erase before write | Self-timed erase integrated into write cycle - eliminates need for separate erase commands and simplifies firmware driver design. |
| ESD protection | >4,000V HBM - meets automotive component-level ESD robustness requirements per ISO 10605. |
Applications
| Engine Control Unit (ECU) Calibration Storage | Body Control Module (BCM) Configuration Memory |
|---|---|
Use Scenario: Storing fuel map coefficients, idle air control parameters, and sensor offset values that persist across ignition cycles in gasoline/diesel ECUs. IC Role / Device Role / Timing Role: Nonvolatile memory slave on UNI/O® bus, responding to PIC MCU-initiated READ/WRITE commands with deterministic 100 kHz timing and auto-synchronized clock recovery. Use Value: Enables field-updatable calibration without requiring additional SPI/I²C pins or external level shifters - critical for cost-sensitive, space-constrained engine management PCBs. |
Use Scenario: Holding door lock logic states, lighting dimming profiles, and seat position presets in automotive BCMs operating continuously at 125°C ambient. IC Role / Device Role / Timing Role: Automotive-grade EEPROM providing guaranteed data retention >200 years and 1 µA standby draw during vehicle sleep mode. Use Value: Eliminates battery drain concerns in always-on BCM subsystems while maintaining AEC-Q100-aligned reliability for safety-critical body electronics. |
| Industrial PLC I/O Module Parameter Backup | Medical Infusion Pump Dose History Log |
Use Scenario: Preserving analog input scaling factors, digital filter coefficients, and alarm thresholds in DIN-rail mounted PLC I/O modules exposed to wide temperature swings. IC Role / Device Role / Timing Role: Low-pin-count serial memory interfaced to ARM Cortex-M host via GPIO bit-banged UNI/O® driver - no dedicated peripheral needed. Use Value: Reduces BOM count and PCB layer count by replacing 8-pin SPI EEPROMs with 4-pin-equivalent functionality in ruggedized industrial enclosures. |
Use Scenario: Recording cumulative dose volume, occlusion event timestamps, and pump runtime statistics in battery-powered infusion pumps requiring FDA-compliant data integrity. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile storage with hardware write protection (BP bits) preventing unauthorized modification of therapy logs. Use Value: Meets IEC 62304 software safety requirements by ensuring audit trail persistence even after power loss or reset - validated for Class II medical devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA160-I/P | 1.8–5.5V supply range; Industrial temp only (-40°C to +85°C); same 16K density and UNI/O® interface. | Not qualified for automotive under-hood use; lacks E-temp rating and associated qualification testing. | Select when system operates below 85°C and requires lower-voltage compatibility down to 1.8V - e.g., portable or battery-powered equipment. |
| 25LC160-I/P | SPI interface (4-wire), 16K density, 2.5–5.5V, Industrial temp; no UNI/O® or Manchester encoding. | Requires dedicated SCK, SI, SO, and CS lines - increases pin count and routing complexity versus single-SCIO UNI/O®. | Choose when existing SPI infrastructure exists and UNI/O®'s single-pin advantage is unnecessary - e.g., legacy MCU platforms with SPI peripherals. |
Compared with 11AA160-I/P, the 11LC160-E/P provides automotive temperature qualification and higher minimum VCC, trading 1.8V support for guaranteed operation at 125°C; compared with 25LC160-I/P, it reduces interface wiring by 75% but requires UNI/O®-capable firmware stack instead of standard SPI drivers.
Availability
11LC160-E/P is available at Aetrix Electronics and suitable for automotive control units, industrial programmable logic controllers, and medical infusion systems requiring stable component supply with long-term lifecycle assurance.
Supply support for 11LC160-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with broad automotive and industrial qualification expertise.
The 11LCxxx family was designed specifically for space- and pin-constrained embedded systems needing reliable, low-power serial EEPROM with minimal I/O footprint - targeting automotive body electronics, industrial sensors, and medical diagnostics.
FAQ
What is the maximum bus frequency supported by the 11LC160-E/P?
The 11LC160-E/P supports a maximum serial bus frequency of 100 kHz, corresponding to a minimum bit period of 10 µs. This limit is defined by AC timing parameter FBUS in the DS22067J datasheet and applies across the full -40°C to +125°C operating range. Exceeding 100 kHz may cause synchronization failure due to insufficient margin for frequency drift and edge jitter tolerance.
Does the 11LC160-E/P require an external pull-up resistor on the SCIO pin?
Yes, the 11LC160-E/P requires an external pull-up resistor on the SCIO pin - typically 4.7 kΩ to VCC - to ensure proper logic high levels during idle and standby states. The SCIO pin is open-drain capable and relies on this resistor for signal integrity, especially during Manchester decoding and master-slave handshaking sequences like MAK/NoMAK.
How does the 11LC160-E/P handle write protection for critical memory sections?
The 11LC160-E/P implements hardware-based block write protection using two nonvolatile BP0 and BP1 bits in its status register. These bits configure protection for 0%, 25%, 50%, or 100% of the 2,048-byte array - for example, BP0=1/BP1=0 protects the upper quarter (addresses 0x1C00–0x1FFF). Protection is enforced at the silicon level and cannot be overridden during active writes.
Can the 11LC160-E/P be used in a system powered by 3.3V logic?
Yes, the 11LC160-E/P is fully compatible with 3.3V systems: its VCC range is 2.5V to 5.5V, and all DC and AC specifications - including VIH/VIL thresholds, output drive strength, and timing - are guaranteed at 3.3V. No level translation is needed between a 3.3V microcontroller's GPIO and the SCIO pin.
What is the purpose of the STATUS register in the 11LC160-E/P?
The STATUS register in the 11LC160-E/P provides real-time visibility into device state via two read-only bits: WIP (Write-In-Progress) indicates active internal write cycles, and WEL (Write Enable Latch) confirms whether write operations are permitted. Both bits can be polled continuously using the RDSR command without interrupting ongoing operations - essential for deterministic firmware control.
11LC160-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
11LC160-E/P FAQ
1.How can I place an order for 11LC160-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 11LC160-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11LC160-E/P reliable?
The price and inventory of 11LC160-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11LC160-E/P is usually 5 days.
3.What payment methods are accepted for 11LC160-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11LC160-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11LC160-E/P?
11LC160-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11LC160-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11LC160-E/P?
For technical support, including 11LC160-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11LC160-E/P requirements.
6.How does Aetrix verify that 11LC160-E/P is sourced from the original manufacturer or authorized distributors?
All 11LC160-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11LC160-E/P meets industry standards.
7.What is the process for return or replacement of 11LC160-E/P?
All 11LC160-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 11LC160-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11LC160-E/P part is unused and in its original packaging.
Return procedure for 11LC160-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11LC160-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

