Microchip Technology 11LC160-I/P
- Part No.:
- 11LC160-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
11LC160-I/P.pdf
- Description:
- IC EEPROM 16KBIT SGL WIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
11LC160-I/P from Microchip Technology Inc. is a 16 Kbit (2,048 × 8) serial EEPROM with UNI/O® single I/O bus interface, operating from 2.5V to 5.5V across -40°C to +85°C industrial temperature range. It features 16-byte page-write buffer, Schmitt-trigger SCIO input, output slope control, and built-in write protection including power-on/off circuitry and STATUS register control. It is used in space-constrained embedded systems for parameter storage, calibration data retention, and configuration backup.
For engineers reviewing the 11LC160-I/P datasheet, 11LC160-I/P pinout, 11LC160-I/P application, or 11LC160-I/P equivalent, this page delivers verified electrical specs, package mapping to 8-lead PDIP, UNI/O timing constraints, endurance/reliability metrics, and real-world substitution guidance - all grounded in DS22067J revision J.
Technical Context
The 11LC160-I/P implements Manchester-encoded UNI/O® protocol over a single bidirectional SCIO line, eliminating need for separate clock or chip-select signals. Its internal architecture includes a current-limited slope-controlled driver, re-synchronization logic tolerant to ±0.5% frequency drift per byte and ±0.06 UI edge jitter, and an 8-bit instruction register supporting READ, WRITE, WREN, RDSR, and block erase commands.
It uses on-chip high-voltage generation for EEPROM programming, supports dynamic STATUS register polling during writes via MAK-repeated reads, and enforces physical page boundaries (16-byte alignment) for write operations - crossing boundaries causes address wraparound rather than automatic page advancement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 16 Kbit (2,048 × 8 organization) - provides sufficient nonvolatile storage for firmware configuration tables or sensor calibration coefficients in compact MCU-based designs. |
| VCC Range | 2.5V to 5.5V - compatible with standard 3.3V and 5V logic domains without level-shifting. |
| Interface | Single I/O UNI/O® bus - reduces PCB routing complexity and pin count versus SPI/I²C, ideal for microcontrollers with limited GPIO. |
| Page Size | 16 bytes - enables efficient burst writes while requiring software management of page boundaries to avoid wraparound corruption. |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates such as logging or adaptive tuning in industrial controllers. |
| Data Retention | > 200 years at 85°C - ensures long-term reliability for mission-critical settings like medical device calibration memory. |
| Max Bit Rate | 100 kbps (equivalent to 100 kHz clock) - balances speed and noise immunity for noisy industrial environments. |
| Standby Current | 1 µA max (I-temp) - minimizes quiescent power in battery-backed or energy-harvesting applications. |
Pinout & Package
11LC160-I/P is packaged in 8-lead PDIP (P package), with pin 1 designated as VSS (ground), pin 2 as NC (no connect), pin 3 as NC, pin 4 as SCIO (serial clock/data I/O), pin 5 as NC, pin 6 as NC, pin 7 as NC, and pin 8 as VCC (supply voltage). All NC pins are internally unconnected and must be left floating or tied to ground per layout best practices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS (Pin 1) | Ground reference | Primary return path for all internal currents; must be low-impedance connection to system ground plane. |
| NC (Pins 2, 3, 5, 6, 7) | No-connect terminal | Internally unconnected; no electrical function - may be left floating or tied to GND for mechanical stability. |
| SCIO (Pin 4) | Serial clock/data bidirectional I/O | Manchester-encoded UNI/O® bus line; requires external pull-up resistor (typically 4.7kΩ) and supports Schmitt-trigger noise filtering. |
| VCC (Pin 8) | Supply voltage input | Accepts 2.5–5.5V DC; bypass capacitor (0.1 µF ceramic) required within 5 mm of pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| UNI/O® single I/O interface | Reduces interconnect to one signal plus power/ground - eliminates dedicated clock and chip-select lines, simplifying routing on dense PCBs. |
| Schmitt-trigger SCIO input | Provides ≥50 mV hysteresis (0.05×VCC) - rejects EMI-induced glitches on shared or long traces in automotive or industrial harnesses. |
| Output slope control | Actively limits dV/dt on SCIO transitions - prevents ground bounce and crosstalk in mixed-signal systems with fast-switching digital loads. |
| STATUS register with WIP/WEL bits | Enables real-time polling of write progress and enable state without halting host MCU execution - critical for deterministic firmware timing. |
| Block write protection (BP0/BP1) | Allows hardware-level locking of 0%, 25%, 50%, or 100% of memory array - prevents accidental overwrite of boot code or safety-critical parameters. |
| Self-timed write cycle | Automatically handles erase-before-write and internal timing - relieves host MCU of timing-critical delays; typical TWC = 5 ms for byte/page writes. |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog front-end sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and 1M-cycle endurance under periodic recalibration. Use Value: Eliminates need for external calibration EEPROM or costly precision resistors; supports field updates without hardware modification. |
Use Scenario: Holding user-configurable therapy parameters and device ID in portable infusion pumps certified to IEC 62304. IC Role / Device Role / Timing Role: Secure, low-power configuration memory with write-protection to prevent unauthorized changes to safety-critical settings. Use Value: Meets Class C software requirements via hardware-enforced BP bits and built-in power-loss write protection. |
| Automotive Body Control Module | Consumer Appliance Settings |
Use Scenario: Saving seat/mirror position presets and lighting profiles in 12V automotive BCMs operating across -40°C to +125°C. IC Role / Device Role / Timing Role: Industrial-grade EEPROM qualified for extended temperature range with robust UNI/O® bus immunity to CAN/LIN bus noise. Use Value: Single-wire interface reduces wiring harness weight and connector pin count versus SPI alternatives. |
Use Scenario: Retaining user preferences (temperature setpoints, cycle selections) in smart washing machines after power cycling. IC Role / Device Role / Timing Role: Low-quiescent (1 µA standby) nonvolatile memory enabling always-on feature without battery drain. Use Value: Enables "last-state recall" functionality with zero additional BOM cost beyond the 11LC160-I/P itself. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 11AA160-I/P | Same 16 Kbit density and UNI/O® interface, but supports 1.8–5.5V VCC range - lower minimum voltage enables direct interfacing with 1.8V MCUs. | Required where host MCU operates below 2.5V; not suitable for legacy 5V-only systems relying on full 5.5V tolerance. | Select 11AA160-I/P only if supply voltage drops below 2.5V; otherwise 11LC160-I/P offers tighter VCC specification and broader automotive qualification. |
| 25LC160-I/P | SPI interface (4-wire), 16 Kbit, 2.5–5.5V - lacks UNI/O® simplicity but offers higher throughput (10 MHz vs 100 kHz) and industry-standard command set. | Preferred in designs already using SPI peripherals; incompatible with UNI/O®-only firmware stacks due to protocol divergence. | Choose 25LC160-I/P when migrating from legacy SPI EEPROMs or when bandwidth >100 kbps is required; avoid if minimizing GPIO usage is critical. |
Compared with 11AA160-I/P, the 11LC160-I/P trades 1.8V operation for enhanced 5.5V tolerance and automotive-grade (-40°C to +125°C) variants; compared with 25LC160-I/P, it sacrifices speed and ecosystem compatibility for single-pin footprint and noise-immune Manchester encoding.
Availability
11LC160-I/P is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 11LC160-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded control applications.
The 11LC160-I/P belongs to Microchip's UNI/O® Serial EEPROM family, designed specifically to reduce pin count and routing complexity in resource-constrained embedded systems while maintaining industrial reliability and ease of integration.
FAQ
What is the UNI/O® interface used by the 11LC160-I/P?
The 11LC160-I/P uses Microchip's patented UNI/O® bus - a single-wire, Manchester-encoded serial interface that combines clock and data on the SCIO pin. Unlike I²C or SPI, it requires no separate clock or chip-select lines, reducing GPIO usage and PCB routing complexity. The 11LC160-I/P implements full UNI/O® protocol compliance per DS22067J, including start header synchronization, MAK/NoMAK handshaking, and re-synchronization logic for jitter and drift tolerance.
Does the 11LC160-I/P support write protection, and how is it configured?
Yes, the 11LC160-I/P supports hardware block write protection via two nonvolatile BP0/BP1 bits in its STATUS register. These bits can be programmed using the WRSR command to protect 0%, 25%, 50%, or 100% of the memory array. Protection is enforced at the hardware level - attempts to write to locked blocks are ignored. The 11LC160-I/P also includes built-in power-on/off write protection circuitry that disables writes during brown-out conditions, preventing corruption during supply ramp-up/down.
What is the maximum write speed and page size of the 11LC160-I/P?
The 11LC160-I/P supports a maximum bit rate of 100 kbps (equivalent to 100 kHz), resulting in a typical write cycle time (TWC) of 5 ms for byte or page writes. Its page size is fixed at 16 bytes, and the device includes a 16-byte page-write buffer. To use page writes, up to 16 sequential bytes must be sent within one command - crossing physical page boundaries (e.g., writing byte 15 then byte 16 of page 0) causes wraparound to the start of the same page, not advancement to the next page.
Can the 11LC160-I/P operate down to 1.8V?
No, the 11LC160-I/P is specified for VCC = 2.5V to 5.5V only. Operation below 2.5V is not guaranteed and may result in unreliable read/write behavior or failure to enter standby mode. For 1.8V-compatible operation, Microchip offers the pin-compatible 11AA160-I/P variant, which shares identical density, page size, UNI/O® protocol, and package options but extends VCC down to 1.8V. Both parts use the same device address (0xA0) and instruction set.
How does the 11LC160-I/P handle power loss during a write operation?
The 11LC160-I/P incorporates built-in power-loss write protection circuitry that monitors VCC and automatically inhibits write operations during brown-out or power-down events. If VCC drops below the functional threshold during a write cycle, the internal high-voltage generator is disabled and the write is aborted safely - no partial or corrupted data is committed to the EEPROM array. This ensures data integrity without requiring external supervision circuitry, and is validated across the full -40°C to +85°C industrial temperature range.
11LC160-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Single Wire
- Clock Frequency:
- 100 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
11LC160-I/P FAQ
1.How can I place an order for 11LC160-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 11LC160-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 11LC160-I/P reliable?
The price and inventory of 11LC160-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 11LC160-I/P is usually 5 days.
3.What payment methods are accepted for 11LC160-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 11LC160-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 11LC160-I/P?
11LC160-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 11LC160-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 11LC160-I/P?
For technical support, including 11LC160-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 11LC160-I/P requirements.
6.How does Aetrix verify that 11LC160-I/P is sourced from the original manufacturer or authorized distributors?
All 11LC160-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 11LC160-I/P meets industry standards.
7.What is the process for return or replacement of 11LC160-I/P?
All 11LC160-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 11LC160-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 11LC160-I/P part is unused and in its original packaging.
Return procedure for 11LC160-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
11LC160-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

