Analog Devices Inc. 123115-HMC681ALP5
- Part No.:
- 123115-HMC681ALP5
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
123115-HMC681ALP5.pdf
- Description:
- BOARD HMC681ALP5E 350-1000MHZ
- Quantity:
- Payment:

- Shipping:

Inventory:4,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC681ALP5E from Hittite Microwave Corporation (now part of Analog Devices) is a GaAs MMIC 6-bit digital variable gain amplifier with serial SPI interface, operating from DC to 1 GHz. It delivers programmable gain from +13.5 dB to +45 dB in 0.5 dB steps, features +36 dBm output IP3 and 2.8 dB noise figure at maximum gain, and is used in RF/IF signal chains for cellular infrastructure and microwave radio.
For engineers reviewing the HMC681ALP5E datasheet, HMC681ALP5E pinout, HMC681ALP5E application, or HMC681ALP5E equivalent, key selection criteria include its 0.5 dB LSB resolution, ±0.25 dB typical gain step error, single +5 V supply operation, 32-lead 5×5 mm QFN RoHS-compliant package, and serial control timing compliance (tSCK ≥ 100 ns, tLEW ≥ 10 ns).
Technical Context
The HMC681ALP5E implements a digitally controlled attenuator-amplifier architecture using GaAs MMIC process, supporting DC-coupled RF paths with external AC-ground capacitors (ACG1–ACG7) enabling near-DC operation. Its 6-bit serial interface (SERIN/CLK/LE) loads gain settings MSB-first with latch-edge synchronization and supports power-up state selection via PUP1/PUP2 pins.
It operates across two frequency bands-50–350 MHz and 350–1000 MHz-with matching network components optimized per band. Gain accuracy is referenced to maximum gain state, with total error bounded by ±(0.15 + 3% of relative gain setting), and input/output return loss exceeds 20 dB across full bandwidth.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 1 GHz - enables IF and RF stage use without external up/down-conversion |
| Gain Control Range | 31.5 dB (13.5 dB to 45 dB) - sufficient for dynamic range management in base station receivers |
| Gain Step Size | 0.5 dB LSB - provides fine-grained AGC resolution for precision signal leveling |
| Output IP3 | +36 dBm @ 5 dBm/tone - ensures linearity in multi-carrier 3G/4G/WiMAX signals |
| Noise Figure | 2.8 dB at max gain - preserves SNR in low-level signal amplification stages |
| Supply Voltage | +5 V single supply - simplifies biasing versus dual-rail or negative-rail alternatives |
| Package | 32-lead 5×5 mm QFN - surface-mount compatible with standard RF PCB layout practices |
Pinout & Package
Package: RoHS-compliant 5×5 mm leadless QFN with exposed thermal paddle; MSL1 rating; 100% matte tin lead finish; requires soldering all ground leads and paddle to PCB RF ground.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 9, 14, 16, 23, 28 | N/C | Internally unconnected; externally grounded for RF shielding and thermal conduction |
| 2, 20 | RFin1, RFin2 | Differential or single-ended RF input; DC-coupled, requires external blocking capacitor |
| 4, 22 | RFout1, RFout2 | RF output and Vcc bias node; requires external bias tee for DC feed and AC coupling |
| 3, 7, 18, 21 | GND | RF/DC ground reference; must connect to PCB ground plane with multiple vias |
| 6, 19 | ATTin, ATTout | Attenuator path terminals; 50 Ω matched, require external DC blocking capacitors |
| 8–13, 15, 17 | ACG1–ACG7 | External AC-ground capacitor pads; set low-frequency cutoff; placement critical for stability |
| 24 | SEROUT | Serial data output delayed by 6 clock cycles - supports daisy-chaining or readback verification |
| 25, 26 | PUP1, PUP2 | Power-up state select inputs - define initial gain state (~200 ms after power-on) |
| 30 | CLK | SPI clock input - positive-edge triggered; min period 100 ns; requires clean transitions |
| 31 | SERIN | Serial data input - MSB-first 6-bit word; latched on LE high transition |
| 32 | LE | Latch enable - transfers serial register to gain control; min pulse width 10 ns |
| 29 | P/S | Parallel/Serial mode select - tie high (+5 V) for serial SPI operation |
| 27 | Vdd | Main +5 V supply - powers core amplifier and digital logic; decoupling required |
Key Features
| Feature | Design Value |
|---|---|
| 6-bit serial SPI interface | Reduces PCB routing complexity vs. parallel control; supports daisy-chain configuration via SEROUT |
| 0.5 dB gain step resolution | Enables precise automatic gain control in wide-dynamic-range receivers (e.g., LTE eNodeB) |
| ±0.25 dB typical gain step error | Minimizes calibration overhead in closed-loop AGC systems requiring <0.5 dB accuracy |
| DC–1 GHz bandwidth with external ACG caps | Supports baseband through L-band applications without redesigning active core |
| RoHS-compliant 5×5 mm QFN | Enables high-density RF module integration while meeting thermal requirements (θJA = 55 °C/W) |
Applications
| Cellular Base Station Receiver | WiMAX/WiBro IF Amplifier |
|---|---|
|
Use Scenario: Front-end IF amplification in 3G/4G macrocell BTS where input signal level varies >60 dB due to fading and distance. IC Role / Device Role / Timing Role: Digitally controlled VGA sets gain dynamically under FPGA or DSP command to maintain ADC input within full-scale range. Use Value: 31.5 dB control range and 0.5 dB steps allow real-time AGC with <0.3 dB residual error, preserving EVM in 64-QAM signals. |
Use Scenario: Intermediate frequency gain adjustment in fixed WiMAX CPE units operating at 2.3–2.7 GHz (downconverted to 70–200 MHz IF). IC Role / Device Role / Timing Role: Serially programmed VGA stabilizes signal level prior to demodulation IC, compensating for antenna cable loss variation. Use Value: +36 dBm OIP3 prevents intermodulation distortion from adjacent channel interference in dense urban deployments. |
| Microwave Radio Backhaul | Test Equipment Signal Generator |
|
Use Scenario: Gain control in 6–42 GHz point-to-point radio IF section (e.g., 140 MHz or 500 MHz IF). IC Role / Device Role / Timing Role: Provides calibrated attenuation/amplification between mixer and ADC, referenced to known power standards. Use Value: 2.8 dB noise figure at max gain maintains system NF <5 dB, critical for achieving >30 dB CNR in 1024-QAM links. |
Use Scenario: Output level control in benchtop RF signal generators requiring stable, repeatable amplitude sweeps. IC Role / Device Role / Timing Role: Final-stage VGA adjusts output power under GPIB/LAN command, replacing mechanical step attenuators. Use Value: Single +5 V supply and 100 ns minimum clock period enable microcontroller-based control with <1 µs settling time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital VGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC626ALP5E | Same die, parallel 6-bit control interface (no serial protocol); identical gain range, IP3, and noise figure | Requires 6 dedicated GPIO lines instead of 3-wire SPI; faster setup but higher pin count | Select when microcontroller GPIO is abundant and minimal latency (<50 ns) is required over serial overhead |
| ADL5330ACPZ-R7 | Analog Devices 6-bit VGA; 0.5 dB steps; DC–3 GHz; +5 V supply; 24-lead LFCSP (4×4 mm) | Wider bandwidth but lower OIP3 (+32 dBm) and higher NF (4.5 dB); no integrated ACG pins | Prefer for >1 GHz IF applications where board space is constrained and linearity margin is relaxed |
Compared with HMC681ALP5E, HMC626ALP5E eliminates serial interface overhead but increases PCB routing complexity, while ADL5330ACPZ-R7 extends usable bandwidth beyond 1 GHz at the cost of reduced linearity and higher noise-making HMC681ALP5E optimal for sub-1 GHz infrastructure with strict distortion and noise requirements.
Availability
HMC681ALP5E is available at Aetrix Electronics and suitable for cellular infrastructure, microwave radio backhaul, and test equipment requiring stable component supply, long-lifecycle support, and traceable GaAs MMIC sourcing.
Supply support for HMC681ALP5E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Hittite Microwave Corporation, acquired by Analog Devices in 2014, specialized in high-performance RFICs and MMICs for defense, wireless infrastructure, and instrumentation markets.
The HMC681ALP5E belongs to Hittite's digital VGA product line designed specifically for high-linearity, low-noise gain control in DC–1 GHz receiver and transmitter signal chains of 3G/4G/WiMAX systems.
FAQ
What is the absolute maximum RF input power rating for the HMC681ALP5E?
The HMC681ALP5E has an absolute maximum RF input power rating of –10.5 dBm at +85 °C when operating at maximum gain. This rating increases by 0.5 dB for every 0.5 dB reduction in gain setting, reaching up to +10 dBm at minimum gain (insertion loss state). Exceeding these limits risks permanent damage to the GaAs MMIC core.
Does the HMC681ALP5E require external DC blocking capacitors, and where are they needed?
Yes, the HMC681ALP5E requires external DC blocking capacitors on RFin1/RFin2 (pins 2, 20), RFout1/RFout2 (pins 4, 22), and ATTin/ATTout (pins 6, 19). These are mandatory because all RF ports are DC-coupled. Capacitor values depend on lowest operating frequency: e.g., 3300 pF for 50–350 MHz, 100 pF for 350–1000 MHz bands.
How does the power-up state functionality work on the HMC681ALP5E?
The HMC681ALP5E uses PUP1 and PUP2 pins (25, 26) to define its initial gain state after power-on. When LE is held low during startup, the logic levels on PUP1/PUP2 select one of four preset states per the PUP truth table (e.g., 00 = –31.5 dB, 11 = insertion loss). The selected state latches ~200 ms after Vdd stabilization.
Can the HMC681ALP5E operate from a 3 V supply, and what are the implications?
No, the HMC681ALP5E is specified only for +5 V operation (Vdd = +5 V, absolute max 5.5 V). While digital input thresholds support 3 V logic levels (high = 2–5 V), the internal GaAs amplifier stages require +5 V for proper biasing and performance. Operating below +5 V degrades gain, IP3, and noise figure, and is outside qualified specifications.
What is the purpose of the ACG1–ACG7 pins on the HMC681ALP5E?
The ACG1–ACG7 pins (8–13, 15, 17) provide external AC-ground connection points for internal bias networks, enabling stable DC-coupled operation down to near-DC frequencies. Each requires a dedicated capacitor to RF ground; value selection (e.g., 330 pF or 100 pF) depends on the target low-frequency cutoff and must be placed as close as possible to the pin to minimize inductance.
123115-HMC681ALP5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Amplifier
- Frequency:
- 350MHz ~ 1GHz
- Contents:
- Board(s)
- Utilized IC / Part:
- HMC681ALP5E
123115-HMC681ALP5 FAQ
1.How can I place an order for 123115-HMC681ALP5 through Aetrix?
Please submit a Request for Quotation (RFQ) for 123115-HMC681ALP5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 123115-HMC681ALP5 reliable?
The price and inventory of 123115-HMC681ALP5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 123115-HMC681ALP5 is usually 5 days.
3.What payment methods are accepted for 123115-HMC681ALP5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 123115-HMC681ALP5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 123115-HMC681ALP5?
123115-HMC681ALP5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 123115-HMC681ALP5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 123115-HMC681ALP5?
For technical support, including 123115-HMC681ALP5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 123115-HMC681ALP5 requirements.
6.How does Aetrix verify that 123115-HMC681ALP5 is sourced from the original manufacturer or authorized distributors?
All 123115-HMC681ALP5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 123115-HMC681ALP5 meets industry standards.
7.What is the process for return or replacement of 123115-HMC681ALP5?
All 123115-HMC681ALP5 units undergo pre-shipment inspection (PSI). If there is an issue with 123115-HMC681ALP5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 123115-HMC681ALP5 part is unused and in its original packaging.
Return procedure for 123115-HMC681ALP5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
123115-HMC681ALP5 Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

