Analog Devices Inc. 125825-HMC713LP3E
- Part No.:
- 125825-HMC713LP3E
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
125825-HMC713LP3E.pdf
- Description:
- BOARD EVAL HMC713LP3E
- Quantity:
- Payment:

- Shipping:

Inventory:2,940
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC713LP3E from Analog Devices (formerly Hittite Microwave) is a logarithmic detector/controller IC designed for RF power measurement and automatic gain/power control in 50 MHz–8 GHz signal chains. It delivers 54 dB dynamic range with ±1 dB accuracy up to 2.7 GHz, 17 mV/dB slope at 2.7 GHz, and operates from +2.7 V to +5.5 V supply. It is used in cellular infrastructure base stations for RSSI and closed-loop AGC.
For engineers reviewing the HMC713LP3E datasheet, HMC713LP3E pinout, HMC713LP3E application, or HMC713LP3E equivalent, key selection criteria include its wideband RF input (50–8000 MHz), dual-mode operation (detector or controller), temperature-stable logarithmic response, fast 24 ns rise time, and 3×3 mm LFCSP package compatibility with high-density RF layouts.
Technical Context
The HMC713LP3E implements successive compression architecture using cascaded limiting amplifiers whose outputs are summed and converted to a voltage-proportional-to-log(input-power). Its dual output pins (OUTP and OUTN) provide complementary logarithmic signals, with OUTN = 2.55 − 2 × OUTP, enabling differential measurement and noise rejection.
In detector mode, OUTP is connected to VSET via an RC network to establish a fixed intercept (−68 dBm) and slope (17 mV/dB); in controller mode, VSET accepts an external reference voltage (0.2–1.2 V) to set target RF power level, enabling real-time APC/AGC feedback loops with low-frequency gain of 64 dB and open-loop corner at 11 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 50 MHz to 8000 MHz - supports multi-band cellular (LTE/4G), WiMAX, radar, and ECM systems without band switching. |
| Dynamic Range (±1 dB) | 54 dB at 2.7 GHz - enables accurate power measurement across >50 dB input variation in receiver front-ends. |
| Logarithmic Slope | 17.2 mV/dB at 2.7 GHz - provides stable, linear-in-dB output scaling for precise RSSI calibration. |
| Intercept | −69.2 dBm at 2.7 GHz - defines zero-output reference point; critical for absolute power level translation. |
| Rise/Fall Time | 24 ns / 36 ns - supports rapid RF envelope tracking in burst-mode or pulsed-RF applications (e.g., TDD LTE). |
| Supply Voltage | +2.7 V to +5.5 V - compatible with standard 3.3 V and 5 V system rails; reduces need for dedicated bias supplies. |
| Power-Down Current | 0.4 mA - enables low-quiescent-power sleep states in battery-backed or energy-conscious RF subsystems. |
| Operating Temp | −40 °C to +85 °C - qualified for outdoor base station and military-grade environmental operation. |
Pinout & Package
16-lead, 3×3 mm LFCSP package (9 mm² footprint) with exposed paddle; RoHS-compliant, matte tin finish, MSL1 rating, and thermal resistance of 184 °C/W (junction-to-lead). Ground leads (pins 2,5,9–12) and exposed paddle must be soldered to PCB RF ground per AN guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4 | No Connect | Internally unconnected; must remain floating or grounded per layout best practice - no routing required. |
| 2, 5, 9–12 | RF/DC Ground | Low-inductance return path for RF input and supply decoupling; requires direct connection to solid ground plane and multiple vias. |
| 3 | RF Input | 50 Ω matched input port (S11 >10 dB from 50 MHz–8 GHz); accepts CW or modulated RF up to +12 dBm max. |
| 6 | Enable Control | Digital logic input: >0.8×Vcc enables normal operation; <0.2×Vcc places device in 0.4 mA power-down state. |
| 7 | Set Point Reference | Analog input for controller mode; accepts 0.2–1.2 V to define target RF power level in AGC loops. |
| 8 | Filter Capacitor Node | Connects external capacitor (e.g., 10 nF) to ground for adjustable low-pass filtering of OUTP/OUTN outputs. |
| 13 | Logarithmic Output | Main DC output proportional to log(RF input power); voltage increases with input amplitude; drives 4.2 mA source load. |
| 14 | Inverted Log Output | Differential complement: OUTN = 2.55 − 2 × OUTP; enables noise-cancelling measurements and ADC interfacing. |
| 15, 16 | Supply Voltage | Primary bias inputs; require local 0.1 µF + 100 pF decoupling per pin to suppress RF supply noise and ensure stability. |
Key Features
| Feature | Design Value |
|---|---|
| Successive Compression Architecture | Delivers true logarithmic response over 54 dB without external calibration or temperature compensation circuitry. |
| Dual-Mode Operation | Configurable as detector (fixed intercept/slope) or controller (external VSET reference) via simple external connections. |
| Temperature-Stable Performance | ±1.3 dB error drift from −40 °C to +85 °C at −20 dBm input - eliminates need for on-board thermistors or lookup tables. |
| Fast Envelope Response | 24 ns rise time enables accurate detection of short RF bursts (e.g., LTE TDD slots, radar pulses) without slew-rate limiting. |
| Differential Output Pair | OUTP/OUTN outputs support noise-immune signal acquisition and reduce common-mode interference in dense RF environments. |
| Integrated Power-Down | EN pin reduces supply current from 17 mA to 0.4 mA - essential for duty-cycled monitoring in IoT gateways and portable radios. |
Applications
| Cellular Infrastructure Base Stations | WiMAX/WiBro Subscriber Units |
|---|---|
Use Scenario: Real-time uplink/downlink power monitoring in macrocell and small-cell BTS RF transceivers. IC Role / Device Role / Timing Role: Logarithmic detector providing RSSI feedback to FPGA/DSP for adaptive antenna tuning and inter-cell interference coordination. Use Value: Enables ±1 dB power measurement accuracy across 54 dB dynamic range at 2.7 GHz - critical for maintaining EVM compliance under varying channel conditions. | Use Scenario: Closed-loop transmit power control in fixed wireless access CPE operating in 2.3–2.7 GHz bands. IC Role / Device Role / Timing Role: Controller mode IC where VSET sets target output power; OUTP drives VGA gain control loop with 64 dB low-frequency gain. Use Value: Maintains constant EIRP despite temperature drift or component aging, reducing field calibration frequency and improving service uptime. |
| Military Radar & ECM Systems | Test & Measurement Signal Analyzers |
Use Scenario: Pulse amplitude detection in wideband electronic warfare receivers covering 50 MHz–8 GHz. IC Role / Device Role / Timing Role: Fast-response logarithmic detector capturing RF pulse envelopes with 24 ns rise time and minimal overshoot. Use Value: Supports accurate pulse-width and PRI measurement in threat identification systems without requiring high-speed digitization of full RF waveform. | Use Scenario: Integrated power leveling and dynamic range extension in handheld spectrum analyzers. IC Role / Device Role / Timing Role: Detector mode provides calibrated DC output for microcontroller-based power readout and auto-ranging functions. Use Value: Eliminates need for external attenuator switching and enables seamless 54 dB span coverage in compact form factor designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar logarithmic detector/controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5513ACPZ-R7 | 50 MHz–4 GHz range; 45 dB dynamic range; 25 mV/dB slope; 3 mm × 3 mm LFCSP | Narrower bandwidth limits use in 5G FR1 and radar above 4 GHz; higher slope improves ADC resolution at expense of range linearity | Select when prioritizing slope sensitivity over upper-frequency coverage and when operating below 4 GHz. |
| HMC1099LP4E | 10 MHz–6 GHz range; 65 dB dynamic range; 20 mV/dB slope; 4 mm × 4 mm LFCSP | Wider low-end coverage suits HF/VHF monitoring; larger package increases board area and parasitic inductance | Choose for ultra-wide dynamic range and sub-50 MHz capability, accepting larger footprint and reduced high-frequency flatness. |
Compared with ADL5513ACPZ-R7 and HMC1099LP4E, the HMC713LP3E uniquely balances 8 GHz bandwidth, 54 dB ±1 dB dynamic range, and 3×3 mm size - making it optimal for space-constrained, multi-band 4G/5G infrastructure and defense EW platforms requiring validated performance to 8 GHz.
Availability
HMC713LP3E is available at Aetrix Electronics and suitable for cellular infrastructure, military radar, and test equipment requiring stable component supply across extended temperature ranges and high-frequency RF performance.
Supply support for HMC713LP3E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and integrates its high-frequency RF portfolio into precision analog and RF solutions for communications, defense, and instrumentation markets.
The HMC713LP3E belongs to Analog Devices' high-frequency logarithmic detector product line, engineered specifically for broadband RF power measurement and closed-loop control in demanding wireless infrastructure and electronic warfare systems.
FAQ
What is the maximum RF input power the HMC713LP3E can handle without damage?
The HMC713LP3E has an absolute maximum RF input power rating of +12 dBm. Exceeding this level risks permanent degradation of the internal RF front-end transistors. For reliable operation, input power should be kept within the specified ±1 dB dynamic range (e.g., −35 dBm to +19 dBm at 2.7 GHz) and never exceed +12 dBm even briefly. The device includes no internal protection diodes, so external limiting or attenuation is required for transient-prone environments.
How does the HMC713LP3E achieve logarithmic response without external calibration?
The HMC713LP3E achieves inherent logarithmic behavior through successive compression: multiple cascaded amplifier stages saturate progressively as input power increases, and their summed detector outputs produce a voltage linearly proportional to log(input power). This architecture eliminates dependence on process-matched components or trimming, delivering ±1 dB accuracy across temperature and frequency without factory calibration or on-board compensation circuits.
Can the HMC713LP3E operate in both detector and controller modes simultaneously?
No, the HMC713LP3E cannot operate in both modes simultaneously. Detector mode requires connecting OUTP to VSET via an RC network (per eval board schematic), fixing the intercept and slope. Controller mode requires disconnecting that link and applying an external voltage to VSET to define the target power level. Switching between modes requires physical reconfiguration of the external network - not a register setting or digital command.
What is the purpose of the CLPF pin on the HMC713LP3E?
The CLPF pin on the HMC713LP3E connects to an external capacitor (e.g., 10 nF) referenced to ground, forming a low-pass filter for the OUTP and OUTN outputs. This reduces high-frequency noise and ripple on the logarithmic DC output, improving measurement stability in noisy RF environments. The cutoff frequency is determined by the capacitor value and internal output impedance; larger capacitors lower bandwidth but increase settling time - a design trade-off for specific application SNR requirements.
Is the HMC713LP3E pin-compatible with earlier Hittite logarithmic detectors like the HMC60x series?
No, the HMC713LP3E is not pin-compatible with the HMC60x series (e.g., HMC6000LP3E). While both are 3×3 mm LFCSP packages, the HMC713LP3E uses 16 pins with distinct pin assignments (e.g., dual Vcc pins at 15/16, N/C at 1/4, CLPF at 8), whereas the HMC60x series uses different pin counts and functions. PCB redesign and layout changes are required for substitution - no drop-in replacement exists.
125825-HMC713LP3E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Log Detector/Controller
- Frequency:
- 50MHz ~ 8GHz
- Contents:
- Board(s)
- Utilized IC / Part:
- HMC713LP3E
125825-HMC713LP3E FAQ
1.How can I place an order for 125825-HMC713LP3E through Aetrix?
Please submit a Request for Quotation (RFQ) for 125825-HMC713LP3E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 125825-HMC713LP3E reliable?
The price and inventory of 125825-HMC713LP3E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 125825-HMC713LP3E is usually 5 days.
3.What payment methods are accepted for 125825-HMC713LP3E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 125825-HMC713LP3E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 125825-HMC713LP3E?
125825-HMC713LP3E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 125825-HMC713LP3E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 125825-HMC713LP3E?
For technical support, including 125825-HMC713LP3E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 125825-HMC713LP3E requirements.
6.How does Aetrix verify that 125825-HMC713LP3E is sourced from the original manufacturer or authorized distributors?
All 125825-HMC713LP3E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 125825-HMC713LP3E meets industry standards.
7.What is the process for return or replacement of 125825-HMC713LP3E?
All 125825-HMC713LP3E units undergo pre-shipment inspection (PSI). If there is an issue with 125825-HMC713LP3E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 125825-HMC713LP3E part is unused and in its original packaging.
Return procedure for 125825-HMC713LP3E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
125825-HMC713LP3E Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
