Analog Devices Inc. 131109-HMC960LP4E
- Part No.:
- 131109-HMC960LP4E
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
131109-HMC960LP4E.pdf
- Description:
- EVAL BOARD HMC960LP4E
- Quantity:
- Payment:

- Shipping:

Inventory:3,177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC960LP4E from Analog Devices is a dual-channel, digitally programmable variable gain amplifier (VGA) optimized for IF/baseband I/Q signal processing in RF transceivers. It delivers 0–40 dB gain in precise 0.5 dB steps, DC–100 MHz bandwidth, 6 dB noise figure at 40 dB gain (400 Ω input), and +33 dBm output IP3 - enabling high-fidelity ADC driver and adaptive gain control in direct-conversion receivers.
For engineers reviewing the HMC960LP4E datasheet, HMC960LP4E pinout, HMC960LP4E application, or HMC960LP4E equivalent, key selection criteria include quadrature channel balance (±0.02 dB gain / ±0.15° phase error at 20 MHz), externally adjustable output common-mode voltage, SPI/parallel gain control flexibility, and programmable 100 Ω or 400 Ω differential input impedance.
Technical Context
The HMC960LP4E implements a three-stage gain architecture with decode logic that optimally allocates gain across input match/gain, second-stage resistor-ladder, and output driver stages to minimize noise figure while maintaining linearity. Its glitch-free digital control ensures smooth gain transitions critical for AGC loops.
Each I/Q channel features independent 5 V analog supplies (VDDI/VDDQ), dedicated differential inputs (IIP/IIN, IQP/IQN) and outputs (OIP/OIN, OQP/OQN), plus separate common-mode control pins (CMI/CMQ). Gain is set via 7-bit parallel interface (GC[6:0]) or 24-bit SPI with read/write capability and soft reset functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 0 to 40 dB - supports full dynamic range compression/expansion in baseband AGC paths |
| Gain Step Size | 0.5 dB - enables fine-grained signal level optimization without quantization-induced distortion |
| Signal Bandwidth | DC to 100 MHz (3 dB) - covers LTE, WiMAX, and wideband SDR baseband frequencies |
| Noise Figure | 6 dB at 40 dB gain (400 Ω input) - preserves SNR in low-level signal amplification before ADC |
| Output IP3 | +33 dBm at 40 dB gain - maintains linearity under high-input-signal conditions in receiver front-ends |
| I/Q Channel Balance | ±0.02 dB gain / ±0.15° phase (20 MHz) - ensures >55 dB sideband rejection in I/Q demodulation |
| Supply Voltage | 4.5–5.5 V - compatible with standard 5 V industrial and telecom power rails |
| Supply Current | 70 mA (both channels) - enables low-power operation in thermally constrained designs |
Pinout & Package
24-lead, 4 mm × 4 mm LFCSP (CP-24-16) package with exposed thermal paddle; RoHS-compliant, MSL1, 260 °C reflow rated.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CMQ) | Q-channel output common-mode control | Externally sets Q-output DC offset; enables flexible interfacing to downstream ADCs or filters |
| 2–3 (OQN, OQP) | Q-channel differential outputs | Deliver amplified, balanced I/Q signals; support 2 Vppd into 400 Ω load |
| 4–10 (GC[6:0]) | Parallel gain control inputs | 7-bit bus for real-time gain setting; supports up to 20 MHz switching rate |
| 11 (DVDD) | Digital supply (5 V) | Power for SPI interface and logic; requires local 0.1 µF decoupling |
| 12–14 (SCLK, SDI, SEN) | SPI clock, data-in, enable | Four-wire serial interface operating up to 30 MHz; supports register read/write and soft reset |
| 13 (SDO) | SPI data-out | Tri-state output for daisy-chaining or shared-bus configurations |
| 16–17 (OIP, OIN) | I-channel differential outputs | Matched to OQP/OQN for quadrature integrity; same drive capability and CM control |
| 18 (CMI) | I-channel output common-mode control | Independent of CMQ; allows asymmetric common-mode tuning per channel |
| 19–20 (IIP, IIN) | I-channel differential inputs | Programmable 100 Ω or 400 Ω input impedance; matched to IQN/IQP for balanced reception |
| 21 (VDDI) | I-channel analog supply (5 V) | Separate supply improves PSRR and isolates I-channel noise from Q-channel |
| 22 (VDDQ) | Q-channel analog supply (5 V) | Enables independent biasing and thermal management per channel |
| 23–24 (IQN, IQP) | Q-channel differential inputs | Full differential input stage; supports 1 Vppd full-scale at 100 Ω mode |
Key Features
| Feature | Design Value |
|---|---|
| Glitch-free gain transition | Eliminates transient output spikes during AGC updates - critical for zero-distortion receiver settling |
| Programmable input impedance | 100 Ω or 400 Ω differential - simplifies matching to mixers, filters, or baluns without external components |
| Externally controlled output common mode | Adjustable 1–3 V range - enables seamless DC-coupled interfacing to ADCs with varying input common-mode requirements |
| Matched I/Q channel performance | 0.02 dB gain / 0.15° phase error - achieves >55 dB uncalibrated sideband suppression for clean I/Q demodulation |
| Dual gain control interfaces | SPI (24-bit) and parallel (7-bit GC[6:0]) - supports both microcontroller-based configuration and real-time FPGA control |
| Optimized gain decoding | Automatically distributes gain across three internal stages - minimizes noise figure while preserving IP3 across full range |
Applications
| Baseband I/Q Transceivers | Direct Conversion Receivers |
|---|---|
|
Use Scenario: Dual-channel amplification of I and Q baseband signals after quadrature downconversion in cellular infrastructure radios. IC Role / Device Role / Timing Role: Digitally controlled VGA providing precise, matched gain to preserve I/Q orthogonality and minimize image rejection degradation. Use Value: Enables >55 dB sideband suppression without calibration, reducing DSP complexity and improving EVM in LTE/FDD systems. |
Use Scenario: Signal conditioning in zero-IF receiver architectures where mixer output must be amplified before digitization. IC Role / Device Role / Timing Role: Low-noise, high-linearity dual VGA driving ADC inputs while maintaining DC coupling and common-mode compatibility. Use Value: Delivers 6 dB NF and +33 dBm OIP3 at 40 dB gain - extends receiver dynamic range and mitigates blocking interference. |
| Diversity Receivers | ADC Drivers |
|
Use Scenario: Independent gain control of multiple antenna paths in MIMO base stations to equalize signal levels before combining. IC Role / Device Role / Timing Role: Dual-channel VGA with per-channel enable/disable (Reg 01h) and independent bias control for path-specific optimization. Use Value: Supports simultaneous I/Q processing across two diversity branches with <0.05 dB gain step error - ensures coherent signal combination. |
Use Scenario: Driving high-speed ADCs such as the HMCAD1520 (12-bit, 320 MSPS) in software-defined radio front-ends. IC Role / Device Role / Timing Role: Final gain stage delivering 2 Vppd full-scale differential output into 400 Ω loads with minimal added noise or distortion. Use Value: Eliminates need for external matching networks when cascaded with HMC900LP5E - reduces BOM count and layout area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel digital VGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC900LP5E | Single-channel, 0–30 dB gain, 100 MHz BW, fixed 100 Ω input, no SPI interface | Lacks I/Q matching and digital control; intended as companion driver, not drop-in replacement | Select HMC900LP5E only for single-ended or non-matched gain stages where HMC960LP4E's dual-channel precision is unnecessary |
| ADL5330ACPZ-R7 | Analog-controlled (voltage), single-channel, 0–30 dB gain, 1 GHz BW, 50 Ω I/O | Wider bandwidth but no I/Q pairing, no programmable input impedance, no common-mode control | Choose ADL5330ACPZ-R7 for RF IF gain control above 100 MHz where digital precision and quadrature balance are secondary |
Compared with HMC960LP4E, HMC900LP5E offers simpler integration in single-path designs but lacks I/Q matching and digital configurability, while ADL5330ACPZ-R7 provides higher-frequency analog gain control at the expense of baseband precision, programmability, and quadrature integrity.
Availability
HMC960LP4E is available at Aetrix Electronics and suitable for baseband I/Q transceivers, direct-conversion receivers, and ADC driver applications requiring stable component supply, guaranteed long-term availability, and traceable sourcing for telecom infrastructure and defense electronics programs.
Supply support for HMC960LP4E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, automotive, and aerospace markets since 1965.
The HMC960LP4E belongs to Analog Devices' Hittite Microwave RF & microwave product line, engineered specifically for high-linearity, low-noise baseband and IF signal chain applications in wireless infrastructure and test equipment.
FAQ
What is the maximum gain resolution supported by the HMC960LP4E?
The HMC960LP4E supports 0.5 dB gain steps across its full 0–40 dB range, implemented via a precision resistor ladder and decoded gain allocation logic. This resolution is maintained over temperature (±0.2 dB step error at 40 MHz) and enables accurate signal level control in closed-loop AGC systems without introducing quantization artifacts.
Does the HMC960LP4E require external passive components for basic operation?
No - the HMC960LP4E requires only local 0.1 µF decoupling capacitors on each supply pin (VDDI, VDDQ, DVDD) and no external matching networks. Its programmable 100 Ω or 400 Ω differential input impedance and externally controllable output common-mode voltage eliminate the need for discrete resistors or capacitors typically used in VGA interface design.
How does the HMC960LP4E ensure I/Q channel matching across frequency and gain settings?
The HMC960LP4E uses monolithic matched transistor pairs and symmetrical layout techniques to achieve ±0.02 dB gain and ±0.15° phase matching between I and Q channels at 20 MHz. This matching is characterized across all gain settings and temperatures, enabling >55 dB sideband rejection without calibration - a key requirement for high-fidelity I/Q demodulation in HMC960LP4E-based receivers.
Can the HMC960LP4E interface directly with a 1.8 V logic microcontroller?
Yes - the HMC960LP4E's digital I/O (SEN, SCLK, SDI, SDO) operates at 5 V supply but accepts 1.5 V logic-high and 0.4 V logic-low thresholds, making it compatible with 1.8 V microcontrollers via level-shifting or open-drain pull-up configurations. The device also supports 30 MHz SPI clock rates, ensuring responsive register access.
What is the purpose of the CMI and CMQ pins on the HMC960LP4E?
CMI and CMQ are dedicated analog inputs that set the common-mode voltage of the I-channel and Q-channel differential outputs, respectively. Each accepts a DC voltage from 1 V to Vdd/2 (2.5 V typical at 5 V supply), allowing independent adjustment to match the input common-mode range of downstream ADCs or filters - a critical feature for DC-coupled baseband signal chains in HMC960LP4E applications.
131109-HMC960LP4E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Variable Gain Amplifier
- Frequency:
- 0Hz ~ 100MHz
- Contents:
- Board(s)
- Utilized IC / Part:
- HMC960LP4E
131109-HMC960LP4E FAQ
1.How can I place an order for 131109-HMC960LP4E through Aetrix?
Please submit a Request for Quotation (RFQ) for 131109-HMC960LP4E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 131109-HMC960LP4E reliable?
The price and inventory of 131109-HMC960LP4E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 131109-HMC960LP4E is usually 5 days.
3.What payment methods are accepted for 131109-HMC960LP4E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 131109-HMC960LP4E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 131109-HMC960LP4E?
131109-HMC960LP4E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 131109-HMC960LP4E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 131109-HMC960LP4E?
For technical support, including 131109-HMC960LP4E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 131109-HMC960LP4E requirements.
6.How does Aetrix verify that 131109-HMC960LP4E is sourced from the original manufacturer or authorized distributors?
All 131109-HMC960LP4E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 131109-HMC960LP4E meets industry standards.
7.What is the process for return or replacement of 131109-HMC960LP4E?
All 131109-HMC960LP4E units undergo pre-shipment inspection (PSI). If there is an issue with 131109-HMC960LP4E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 131109-HMC960LP4E part is unused and in its original packaging.
Return procedure for 131109-HMC960LP4E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
131109-HMC960LP4E Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
