Renesas 1337GDCGI
- Part No.:
- 1337GDCGI
- Manufacturer:
- Renesas
- Category:
- Real Time Clocks
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
1337GDCGI.pdf
- Description:
- IC RTC CLK/CALENDAR I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,094
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
1337GDCGI from IDT (now part of Renesas) is a low-power I²C real-time clock IC providing full calendar/timekeeping (seconds to years), two programmable time-of-day alarms, and a configurable square-wave output. It operates from 1.8 V to 5.5 V, supports 24-/12-hour format with leap-year compensation through 2100, and is used in telecom routers, medical glucometers, and office printers for accurate timestamping and alarm-triggered events.
For engineers reviewing the 1337GDCGI datasheet, 1337GDCGI pinout, 1337GDCGI application, or 1337GDCGI equivalent, key selection criteria include its dual-alarm interrupt capability, 32.768 kHz crystal interface with integrated oscillator control, industrial temperature range (–40°C to +85°C), and I²C fast-mode (400 kHz) compatibility - all critical for embedded timing in power-constrained, mission-critical systems.
Technical Context
The 1337GDCGI implements a fully autonomous RTC core with binary-coded decimal (BCD) time/calendar registers, automatic month-end and leap-year correction, and dual independent alarm logic with maskable day/date matching. Its I²C slave interface uses open-drain SDA/SCL with 2 kΩ pull-ups and supports both standard (100 kHz) and fast (400 kHz) modes.
Two interrupt outputs - INTA (dedicated alarm 1) and SQW/INTB (programmable square-wave or alarm 2) - are open-drain with 10 kΩ pull-up requirements. The oscillator stop flag (OSF) and control register (0Eh) enable runtime validation of time integrity and dynamic configuration of square-wave frequency (1 Hz, 4.096 kHz, 8.192 kHz, or 32.768 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.8 V to 5.5 V - enables direct integration into 3.3 V or 5 V systems without level-shifting; retains timekeeping down to 1.3 V. |
| Timekeeping Accuracy | Valid through year 2100 with automatic leap-year and month-length adjustment - eliminates firmware date-handling overhead. |
| I²C Interface | Standard (100 kHz) and Fast Mode (400 kHz) - compatible with legacy and high-speed microcontroller buses. |
| Alarms | Two independent, maskable time-of-day/date alarms - supports recurring triggers (e.g., daily wake-up, hourly log stamp) via register-level configuration. |
| Square-Wave Output | Programmable 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz - provides system clock reference or timing signal without external divider circuitry. |
| Operating Temperature | –40°C to +85°C (industrial grade) - qualified for use in uncontrolled environments like vending machines and utility meters. |
| Current Consumption | 425–600 nA (oscillator enabled, VCC = 1.3–1.8 V) - enables >10-year coin-cell battery life in always-on timekeeping applications. |
Pinout & Package
1337GDCGI is packaged in an 8-pin MSOP (3.0 mm × 3.0 mm, 0.65 mm pitch), RoHS-compliant surface-mount package. Pin assignments match the 8-pin MSOP variant per datasheet Rev J: X1/X2 for external 32.768 kHz crystal, INTA and SQW/INTB as open-drain interrupt/square-wave outputs, SDA/SCL for I²C, VCC and GND for power, and no NC pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - X1 | Crystal input | Connects to one terminal of 32.768 kHz tuning-fork crystal (7 pF load); internal oscillator circuitry optimized for low-power startup. |
| 2 - X2 | Crystal output | Connects to second crystal terminal; floating if external oscillator drives X1 instead. |
| 3 - INTA | Alarm 1 interrupt output | Open-drain, active-low; requires 10 kΩ pull-up; asserts when Alarm 1 registers match current time/date. |
| 4 - GND | Ground reference | Primary return path for all internal circuits; must be low-impedance connection to system ground plane. |
| 5 - SDA | I²C data line | Open-drain bidirectional serial data; requires 2 kΩ pull-up; supports ACK/NACK during register reads/writes. |
| 6 - SCL | I²C clock input | Open-drain serial clock input; requires 2 kΩ pull-up; synchronizes all I²C transfers to master-generated edges. |
| 7 - SQW/INTB | Configurable output | Open-drain dual-function pin: programmable square-wave source or Alarm 2 interrupt (per INTCN bit setting). |
| 8 - VCC | Power supply | Accepts 1.8–5.5 V; powers RTC core, I²C interface, and alarm logic; timekeeping continues down to 1.3 V. |
Key Features
| Feature | Design Value |
|---|---|
| Leap-year compensation | Automatically adjusts February length and month-end dates through year 2100 - removes need for host MCU date-validation logic. |
| Dual alarm masking | Each alarm supports independent mask bits (e.g., match on hour+minute only, or day+hour+minute) - enables flexible scheduling without polling. |
| Oscillator Stop Flag (OSF) | Hardware flag (bit 7 of status register) indicates oscillator failure or brownout - allows immediate time validity check at boot or wake-up. |
| BCD register format | All time/calendar registers stored in binary-coded decimal - simplifies human-readable display and avoids binary-to-BCD conversion in firmware. |
| Secondary register buffers | Time/date reads access synchronized shadow registers - prevents mid-update corruption during multi-byte I²C reads. |
Applications
| Telecom Routers & Switches | Medical Glucometers |
|---|---|
Use Scenario: Maintaining accurate timestamps for network event logs, SNMP traps, and firmware update scheduling in headless edge infrastructure. IC Role / Device Role / Timing Role: Primary system timekeeper and alarm trigger for scheduled diagnostics and secure boot verification windows. Use Value: Enables deterministic time-based security policies (e.g., certificate expiration checks) and audit-compliant logging without external time sync dependency. | Use Scenario: Recording blood glucose measurements with precise date/time stamps for patient history and regulatory reporting (FDA 21 CFR Part 11). IC Role / Device Role / Timing Role: Standalone RTC ensuring traceable, battery-backed time stamps independent of main MCU sleep states. Use Value: Guarantees timestamp integrity during low-power operation (<600 nA oscillator current), meeting medical device data retention requirements. |
| Office Printers & Copiers | Vending Machines & Utility Meters |
Use Scenario: Tracking job timestamps, maintenance intervals (e.g., drum life), and error log sequencing across power cycles. IC Role / Device Role / Timing Role: Nonvolatile calendar/time source synchronized to user-facing UI and internal service counters. Use Value: Eliminates manual clock resets after AC loss; supports automated service alerts based on real elapsed time (not MCU uptime). | Use Scenario: Metering energy/water usage with tamper-resistant time stamps for billing cycles and firmware OTA updates. IC Role / Device Role / Timing Role: Tamper-evident time base referenced by secure bootloader and cryptographic signing modules. Use Value: Provides auditable, battery-backed time for regulatory compliance (e.g., ANSI C12.1, DLMS/COSEM) without GPS dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS3231M+ | Integrated TCXO (±2 ppm accuracy), higher quiescent current (3 µA), 16-pin SO package | Better accuracy for precision instrumentation; less suitable for ultra-low-power coin-cell designs | Select DS3231M+ when ±2 ppm stability over temperature is required and board space allows larger footprint. |
| PCF8563T | Lower max VCC (5.5 V same), no SQW programmability (fixed 32.768 kHz), single alarm, 8-pin SOIC only | Limited alarm flexibility and no 1 Hz/4 kHz output options - insufficient for dual-trigger or low-frequency wake-up needs | Choose PCF8563T only for cost-sensitive, single-alarm applications where square-wave configurability is unnecessary. |
Compared with DS3231M+ and PCF8563T, the 1337GDCGI uniquely balances ultra-low power (≤600 nA), dual programmable alarms, and four selectable square-wave frequencies in an 8-pin MSOP - making it optimal for space-constrained, battery-powered systems requiring flexible time-triggered functionality without accuracy trade-offs.
Availability
1337GDCGI is available at Aetrix Electronics and suitable for telecom infrastructure, medical diagnostics, office peripherals, and smart metering applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for 1337GDCGI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
IDT (Integrated Device Technology), now part of Renesas Electronics, is a fabless semiconductor company specializing in timing, memory interface, and RF solutions for high-performance computing and communications systems.
The 1337GDCGI belongs to IDT's real-time clock product line, designed specifically for embedded systems needing autonomous, low-power, battery-backed timekeeping with interrupt-driven event scheduling in industrial and medical environments.
FAQ
What is the primary function of the 1337GDCGI in a system design?
The 1337GDCGI serves as a standalone, battery-backed real-time clock that maintains accurate time and calendar information (seconds, minutes, hours, day, date, month, year) with leap-year compensation through 2100. It interfaces via I²C and provides two programmable alarms and a configurable square-wave output - enabling time-stamped logging, scheduled wake-up, and system-level event triggering without host MCU intervention. Its ultra-low operating current (≤600 nA) makes it ideal for long-life coin-cell applications.
Does the 1337GDCGI require an external crystal, and what are the key selection criteria?
Yes, the 1337GDCGI requires an external 32.768 kHz tuning-fork crystal connected to X1 and X2 pins. Key selection criteria include: load capacitance of 7 pF (matching internal oscillator design), effective series resistance (ESR) ≤80 kΩ for reliable startup, and frequency tolerance of ±20 ppm at +25°C. PCB layout must minimize trace length and parasitic capacitance between X1/X2 and ground, and avoid routing noisy signals near the crystal loop to ensure stable oscillation and long-term accuracy.
How does the 1337GDCGI handle time updates to prevent read corruption?
The 1337GDCGI uses secondary (shadow) register buffers for time/calendar data. During I²C reads, the device automatically transfers the current time values to these buffers on START, STOP, or address pointer rollover - ensuring consistent multi-byte reads even while the internal counters continue running. This eliminates the need for repeated reads or software synchronization, guaranteeing atomic access to time data without risk of partial updates corrupting the result.
Can the 1337GDCGI operate reliably below 1.8 V, and what functions remain active?
Yes, the 1337GDCGI maintains timekeeping functionality down to 1.3 V (VCCT), though full I²C communication and alarm generation require VCC ≥1.8 V. At voltages between 1.3 V and 1.8 V, the oscillator remains active, preserving calendar/time accuracy and allowing seamless resumption of full operation upon voltage recovery - critical for battery-failover scenarios in medical and utility metering applications.
What is the role of the Oscillator Stop Flag (OSF) bit, and how should it be used in firmware?
The OSF bit (bit 7 of status register 0Fh) indicates whether the 32.768 kHz oscillator has stopped or was previously halted - triggered by power-on reset, brownout, EOSC bit disable, or crystal disturbance. Firmware must clear OSF (write 0) after verifying oscillator stability and validating time integrity. If OSF is set on boot, the RTC time is suspect and should be reinitialized or cross-checked against a trusted time source before use in safety- or compliance-critical applications.
1337GDCGI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, Leap Year, Square Wave Output
- Memory Size:
- -
- Time Format:
- HH:MM:SS (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- I2C, 2-Wire Serial
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- -
- Current - Timekeeping (Max):
- 0.6µA @ 1.3V ~ 1.8V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
1337GDCGI FAQ
1.How can I place an order for 1337GDCGI through Aetrix?
Please submit a Request for Quotation (RFQ) for 1337GDCGI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 1337GDCGI reliable?
The price and inventory of 1337GDCGI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 1337GDCGI is usually 5 days.
3.What payment methods are accepted for 1337GDCGI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 1337GDCGI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 1337GDCGI?
1337GDCGI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 1337GDCGI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 1337GDCGI?
For technical support, including 1337GDCGI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 1337GDCGI requirements.
6.How does Aetrix verify that 1337GDCGI is sourced from the original manufacturer or authorized distributors?
All 1337GDCGI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 1337GDCGI meets industry standards.
7.What is the process for return or replacement of 1337GDCGI?
All 1337GDCGI units undergo pre-shipment inspection (PSI). If there is an issue with 1337GDCGI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 1337GDCGI part is unused and in its original packaging.
Return procedure for 1337GDCGI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
1337GDCGI Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

