Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments 1P1G125QDCKRQ1

Name: 1P1G125QDCKRQ1
Brand: Texas Instruments
SKU: 1P1G125QDCKRQ1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 1P1G125QDCKRQ1

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 1P1G125QDCKRQ1.pdf

Description:: IC BUF NON-INVERT 5.5V SC70-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,585

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

1P1G125QDCKRQ1 from Texas Instruments is a single-channel 3-state bus buffer gate designed for automotive-grade signal conditioning and level translation. It operates from 1.65V to 5.5V V_CC, supports 5.5V-tolerant inputs, delivers ±24mA output drive at 3.3V, and achieves 3.7ns max propagation delay-enabling reliable redriving of up to 100MHz digital signals in ADAS sensor interfaces and infotainment data paths.

For engineers reviewing the 1P1G125QDCKRQ1 datasheet, 1P1G125QDCKRQ1 pinout, 1P1G125QDCKRQ1 application, or 1P1G125QDCKRQ1 equivalent, this page delivers verified technical context, SC70-5 package–specific pin functions, automotive-qualified switching characteristics, and validated alternative options for signal buffering in safety-critical embedded systems.

Technical Context

The 1P1G125QDCKRQ1 implements a noninverting buffer with active-low 3-state output enable (OE), performing Y = A logic. Its I_off circuitry ensures live insertion capability and back-drive protection during partial power-down, while overvoltage-tolerant inputs accept up to 5.5V regardless of V_CC level-enabling robust voltage translation from 5V logic domains down to 1.65V microcontrollers.

Designed per AEC-Q100 Grade 1 (–40°C to +125°C), it features CMOS input structure with low input leakage (±5μA), 10μA max ICC quiescent current, and thermal metrics optimized for SC70 packaging: R_θJA = 371°C/W and R_θJB = 258.6°C/W-supporting high-density automotive PCB layouts without forced airflow.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 5.5V - enables interoperability across mixed-voltage automotive subsystems (e.g., 3.3V MCU interfacing with 5V legacy sensors)
Input Voltage Tolerance	Up to 5.5V - allows direct connection to 5V buses without external level-shifting components
Max Propagation Delay	3.7ns at 3.3V - supports clean redriving of 100MHz square-wave clock/data signals in camera links and CAN FD transceiver interfaces
Output Drive Strength	±24mA at 3.3V - sufficient to drive multiple LVC loads or LED indicators without external buffers
I_off Current	±10μA at V_CC = 0V - prevents damaging back-current flow during hot-swap or power sequencing in domain controllers
Operating Temperature	–40°C to +125°C - qualified for engine bay, transmission control, and front-end ADAS modules per AEC-Q100 Rev G
ESD Rating	±2000V HBM - meets automotive ESD immunity requirements for under-hood electronics

Pinout & Package

1P1G125QDCKRQ1 uses the 5-pin SC70 (DCK) package, measuring 2.00mm × 1.25mm with 0.65mm pitch. This ultra-compact footprint supports high-density routing in space-constrained automotive ECUs and ADAS camera modules.

Pin/Terminal	Circuit Role	Design Meaning
1 - OE	Active-low output enable input	Drives output Y to high-impedance state when logic HIGH; must be pulled to V_CC via resistor during power-up to maintain Z-state
2 - A	Buffer input	Noninverting data input accepting 0–5.5V; compatible with 1.8V/3.3V/5V logic families
3 - GND	Ground reference	Primary return path for all internal currents; requires low-inductance connection to PCB ground plane
4 - Y	3-state buffered output	Delivers inverted or noninverted signal (Y = A) with ±24mA drive; floats to high-Z when OE = HIGH
5 - V_CC	Positive supply	Power rail for internal logic and output stage; requires local 0.1μF bypass capacitor placed ≤2mm from pin

Key Features

Feature	Design Value
Automotive qualification	AEC-Q100 Grade 1 certified - validated for continuous operation in harsh automotive environments including thermal cycling and vibration
Voltage translation	Supports down-translation from 5.5V inputs to V_CC levels as low as 1.65V - eliminates need for discrete level shifters in mixed-supply domains
Live insertion support	I_off functionality disables outputs when V_CC = 0V - enables safe board replacement in powered-backplane systems like gateway ECUs
Low dynamic power	19pF typical power dissipation capacitance at 10MHz - reduces switching noise and EMI in high-speed signal chains
High-speed performance	3.7ns max t_pd at 3.3V - preserves signal integrity for time-critical applications such as radar preprocessing and display interface redriving

Applications

ADAS Camera Interface Redriver	Automotive Gateway Signal Buffer
Use Scenario: Redriving serialized pixel data from image sensor to SoC over 100MHz MIPI CSI-2 lanes in compact rear-view camera modules. IC Role / Device Role / Timing Role: Noninverting 3-state buffer providing impedance-matched signal regeneration and fanout expansion between sensor and processor. Use Value: Maintains signal edge rate and jitter margin using 3.7ns propagation delay and ±24mA drive-preventing bit errors in high-resolution video streams.	Use Scenario: Isolating and strengthening CAN FD arbitration signals between microcontroller and transceiver in vehicle gateway units. IC Role / Device Role / Timing Role: Level-translating buffer enabling 5V-compatible MCU GPIOs to drive 3.3V CAN FD controller inputs with precise timing control. Use Value: 5.5V-tolerant inputs eliminate external clamping diodes; I_off prevents bus contention during MCU reset sequences.
Infotainment Display Backlight Control	Body Control Module I/O Expansion
Use Scenario: Driving multiple LED backlight strings from a low-drive MCU GPIO in center-stack displays. IC Role / Device Role / Timing Role: High-current buffer converting weak MCU output into robust 24mA sink/source capable of directly powering LEDs. Use Value: Eliminates discrete transistor stages; ±24mA output drive at 3.3V supports parallel LED strings without thermal derating.	Use Scenario: Enabling/disabling diagnostic communication lines (e.g., LIN or K-line) in door module ECUs during sleep/wake transitions. IC Role / Device Role / Timing Role: 3-state gate controlling signal path activation with fast enable/disable timing (t_en/t_dis ≤ 6ns). Use Value: Active-low OE allows pull-up to V_BAT for fail-safe disable; I_off blocks reverse current during battery disconnect events.

ADAS Camera Interface Redriver

Automotive Gateway Signal Buffer

Use Scenario: Redriving serialized pixel data from image sensor to SoC over 100MHz MIPI CSI-2 lanes in compact rear-view camera modules.

IC Role / Device Role / Timing Role: Noninverting 3-state buffer providing impedance-matched signal regeneration and fanout expansion between sensor and processor.

Use Value: Maintains signal edge rate and jitter margin using 3.7ns propagation delay and ±24mA drive-preventing bit errors in high-resolution video streams.

Use Scenario: Isolating and strengthening CAN FD arbitration signals between microcontroller and transceiver in vehicle gateway units.

IC Role / Device Role / Timing Role: Level-translating buffer enabling 5V-compatible MCU GPIOs to drive 3.3V CAN FD controller inputs with precise timing control.

Use Value: 5.5V-tolerant inputs eliminate external clamping diodes; I_off prevents bus contention during MCU reset sequences.

Infotainment Display Backlight Control

Body Control Module I/O Expansion

Use Scenario: Driving multiple LED backlight strings from a low-drive MCU GPIO in center-stack displays.

IC Role / Device Role / Timing Role: High-current buffer converting weak MCU output into robust 24mA sink/source capable of directly powering LEDs.

Use Value: Eliminates discrete transistor stages; ±24mA output drive at 3.3V supports parallel LED strings without thermal derating.

Use Scenario: Enabling/disabling diagnostic communication lines (e.g., LIN or K-line) in door module ECUs during sleep/wake transitions.

IC Role / Device Role / Timing Role: 3-state gate controlling signal path activation with fast enable/disable timing (t_en/t_dis ≤ 6ns).

Use Value: Active-low OE allows pull-up to V_BAT for fail-safe disable; I_off blocks reverse current during battery disconnect events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVRQ1	SOT-23-5 package (2.90mm × 1.60mm); higher R_θJA (357.1°C/W); identical electrical specs	Less space-constrained designs where thermal margin exceeds 371°C/W; preferred for manual assembly or prototyping	Select when board layout permits larger footprint and thermal design accommodates lower power density
SN74LVC1G125DRYRQ1	SON-6 package (1.45mm × 1.00mm); adds NC pin; same V_CC range and drive strength but different pinout	Ultra-high-density layouts requiring minimal area; incompatible pin mapping prevents drop-in replacement	Choose only for new designs targeting smallest possible footprint; requires PCB redesign due to 6-pin vs. 5-pin configuration

Compared with SN74LVC1G125DBVRQ1 and SN74LVC1G125DRYRQ1, the 1P1G125QDCKRQ1 offers optimal balance of miniaturization (SC70), thermal performance (371°C/W), and pin compatibility with legacy SOT-23 footprints-making it ideal for volume automotive production where size, reliability, and manufacturability converge.

Availability

1P1G125QDCKRQ1 is available at Aetrix Electronics and suitable for automotive ADAS, infotainment, and body electronics applications requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle assurance.

Supply support for 1P1G125QDCKRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade ICs with over 50 years of automotive qualification expertise.

The SN74LVC1G125-Q1 belongs to TI's automotive-qualified LVC logic family, engineered specifically for signal integrity, voltage translation, and robust operation in harsh-temperature vehicle subsystems-from powertrain to driver-assistance systems.

FAQ

What is the maximum operating frequency supported by the 1P1G125QDCKRQ1?

The 1P1G125QDCKRQ1 is characterized to reliably redrive square-wave signals up to 100MHz, based on its 3.7ns maximum propagation delay at 3.3V and verified switching performance under CL = 50pF load conditions. This makes the 1P1G125QDCKRQ1 suitable for high-speed serial links in automotive camera and display interfaces where signal fidelity is critical.

Does the 1P1G125QDCKRQ1 support 5V logic inputs when powered from 3.3V V_CC?

Yes, the 1P1G125QDCKRQ1 features 5.5V-tolerant inputs, allowing it to accept 0–5.5V signals regardless of V_CC level. When powered from 3.3V, it translates 5V inputs down to 3.3V-compatible output levels-enabling seamless interfacing between legacy 5V peripherals and modern 3.3V microcontrollers without external level shifters.

How does the I_off feature of the 1P1G125QDCKRQ1 protect system-level circuits?

The I_off circuitry in the 1P1G125QDCKRQ1 disables both input and output ports when V_CC = 0V, limiting leakage current to ±10μA. This prevents damaging back-current flow during hot-swap, partial power-down, or battery disconnect scenarios-critical for maintaining signal integrity and preventing latch-up in automotive domain controllers and gateway modules.

What is the recommended bypass capacitor for the 1P1G125QDCKRQ1 V_CC pin?

Texas Instruments recommends a 0.1μF ceramic capacitor placed within 2mm of the 1P1G125QDCKRQ1 V_CC pin to suppress high-frequency noise and stabilize supply voltage during fast output transitions. For systems with shared power rails, adding a parallel 1μF capacitor improves low-frequency decoupling-ensuring stable operation across the full –40°C to +125°C automotive temperature range.

Is the 1P1G125QDCKRQ1 pin-compatible with other members of the SN74LVC1G125-Q1 family?

No-the 1P1G125QDCKRQ1 (SC70-5) has a distinct 5-pin pinout that differs from the 6-pin SON variant (1P1G125QDRYRQ1) and is not mechanically or electrically interchangeable with the SOT-23-5 version (CLVC1G125QDBVRQ1) despite identical logic function and electrical specs. Each package requires dedicated PCB layout and footprint validation.

1P1G125QDCKRQ1 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-70-5

1P1G125QDCKRQ1 FAQ

1.How can I place an order for 1P1G125QDCKRQ1 through Aetrix?

Please submit a Request for Quotation (RFQ) for 1P1G125QDCKRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 1P1G125QDCKRQ1 reliable?

The price and inventory of 1P1G125QDCKRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 1P1G125QDCKRQ1 is usually 5 days.

3.What payment methods are accepted for 1P1G125QDCKRQ1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 1P1G125QDCKRQ1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 1P1G125QDCKRQ1?

1P1G125QDCKRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 1P1G125QDCKRQ1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 1P1G125QDCKRQ1?

For technical support, including 1P1G125QDCKRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 1P1G125QDCKRQ1 requirements.

6.How does Aetrix verify that 1P1G125QDCKRQ1 is sourced from the original manufacturer or authorized distributors?

All 1P1G125QDCKRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 1P1G125QDCKRQ1 meets industry standards.

7.What is the process for return or replacement of 1P1G125QDCKRQ1?

All 1P1G125QDCKRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with 1P1G125QDCKRQ1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 1P1G125QDCKRQ1 part is unused and in its original packaging.

Return procedure for 1P1G125QDCKRQ1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…