Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments 1P1G125QDRYRQ1

Name: 1P1G125QDRYRQ1
Brand: Texas Instruments
SKU: 1P1G125QDRYRQ1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 1P1G125QDRYRQ1

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-UFDFN

Datasheet:: 1P1G125QDRYRQ1.pdf

Description:: IC BUFFER NON-INVERT 5.5V 6SON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,571

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

1P1G125QDRYRQ1 from Texas Instruments is a single-channel 3-state bus buffer gate designed for automotive signal conditioning and level translation. It operates from 1.65V to 5.5V V_CC, supports 5.5V-tolerant inputs, delivers ±24mA output drive at 3.3V, achieves 3.7ns max propagation delay, and features I_off for live insertion in partial-power-down systems-used in CAN/LIN interface signal redriving and ECU I/O expansion.

For engineers reviewing the 1P1G125QDRYRQ1 datasheet, 1P1G125QDRYRQ1 pinout, 1P1G125QDRYRQ1 application, or 1P1G125QDRYRQ1 equivalent, key selection criteria include its 6-pin SON (DRY) package, 1.45mm × 1.00mm footprint, AEC-Q100 Grade 1 qualification (–40°C to +125°C), 3.3V/5V logic compatibility, and 3-state enable control for bus isolation in automotive body control modules.

Technical Context

The 1P1G125QDRYRQ1 implements a noninverting buffer with active-low 3-state output enable (OE), performing Y = A logic. Its CMOS design enables voltage-level translation: inputs accept up to 5.5V regardless of V_CC, while outputs down-translate to V_CC levels-enabling interfacing between 5V legacy peripherals and 3.3V microcontrollers.

I_off circuitry actively disables outputs when V_CC = 0V, blocking current backflow during hot-plug or power sequencing. The device meets AEC-Q100 stress requirements including ±2000V HBM ESD and latch-up immunity exceeding 100mA per JESD78 Class II.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 5.5V - supports mixed-voltage system integration without external level shifters
Input Voltage Tolerance	Up to 5.5V - allows direct connection to 5V buses while powered from 3.3V or 2.5V rails
Max Propagation Delay	3.7ns at 3.3V - enables reliable redriving of digital signals up to 100MHz square waves
Output Drive Strength	±24mA at 3.3V - sufficient to drive multiple CMOS loads or LEDs without external buffers
I_off Current	<±10μA - prevents damaging back-current during partial power-down or live insertion
Operating Temperature	–40°C to +125°C - qualified per AEC-Q100 Grade 1 for under-hood automotive applications
Quiescent Current	10μA max - minimizes standby power in always-on vehicle subsystems

Pinout & Package

The 1P1G125QDRYRQ1 uses a 6-pin SON (DRY) package measuring 1.45mm × 1.00mm with 0.5mm pitch and wettable flank leads for automated optical inspection. Pin 1 is located in Quadrant Q1 per tape-and-reel orientation.

Pin/Terminal	Circuit Role	Design Meaning
A	Input	Data input signal; accepts 0–5.5V independent of V_CC
OE	Active-Low Enable Input	Drives output Y to high-impedance state when logic HIGH
Y	3-State Output	Noninverting buffered output; sinks or sources up to ±24mA
V_CC	Positive Supply	Power rail (1.65–5.5V); powers internal logic and output stage
GND	Ground Reference	Return path for supply and signal currents; must be low-impedance
NC	No Internal Connection	Unbonded pad; no electrical function-must remain unconnected

Key Features

Feature	Design Value
Overvoltage-Tolerant Inputs	Accepts 0–5.5V inputs across full V_CC range (1.65–5.5V), enabling robust interfacing with legacy 5V peripherals
Down-Voltage Translation	Outputs swing between GND and actual V_CC, allowing 5V-input-to-3.3V-output level shifting without external components
I_off Protection	Disables outputs and limits I/O leakage to <±10μA when V_CC = 0V-critical for hot-swap and power-gating architectures
High-Speed Performance	3.7ns max t_pd at 3.3V supports clean redriving of 100MHz digital clocks and data streams
AEC-Q100 Qualified	Grade 1 (–40°C to +125°C), HBM ±2000V, CDM ±1000V-validated for automotive powertrain, chassis, and body electronics

Applications

Automotive Body Control Module	Industrial Sensor Interface
Use Scenario: Isolating and strengthening LIN bus signals between MCU and door module actuators. IC Role / Device Role / Timing Role: 3-state buffer redriving LIN TX/RX lines with precise enable timing to prevent bus contention during MCU reset. Use Value: Enables reliable multi-node LIN communication using compact 1.45mm² DRY package, reducing PCB area by 40% vs. SOT-23 alternatives.	Use Scenario: Level-shifting analog sensor outputs (5V DACs) into 3.3V ADC inputs in motor control feedback loops. IC Role / Device Role / Timing Role: Noninverting buffer translating 5V sensor signals to 3.3V logic domain while maintaining signal integrity at 100kHz bandwidth. Use Value: Eliminates need for discrete resistor dividers or dedicated level translators-reducing BOM count and layout complexity.
Automotive Infotainment Display	Automotive Power Distribution Unit
Use Scenario: Driving backlight LED strings from low-drive MCU GPIO pins in head-unit displays. IC Role / Device Role / Timing Role: High-current buffer sourcing/sinking ±24mA per channel to directly drive LED cathodes/anodes. Use Value: Replaces discrete MOSFET drivers, cutting component count and thermal load while supporting PWM dimming up to 20kHz.	Use Scenario: Enabling/disabling diagnostic communication lines (CAN FD transceiver enable) during vehicle sleep/wake cycles. IC Role / Device Role / Timing Role: 3-state gate isolating CAN FD transceiver from MCU during deep-sleep mode via OE-controlled high-Z state. Use Value: Reduces quiescent current to <10μA in sleep mode-extending battery life in always-connected vehicle architectures.

Automotive Body Control Module

Industrial Sensor Interface

Use Scenario: Isolating and strengthening LIN bus signals between MCU and door module actuators.

IC Role / Device Role / Timing Role: 3-state buffer redriving LIN TX/RX lines with precise enable timing to prevent bus contention during MCU reset.

Use Value: Enables reliable multi-node LIN communication using compact 1.45mm² DRY package, reducing PCB area by 40% vs. SOT-23 alternatives.

Use Scenario: Level-shifting analog sensor outputs (5V DACs) into 3.3V ADC inputs in motor control feedback loops.

IC Role / Device Role / Timing Role: Noninverting buffer translating 5V sensor signals to 3.3V logic domain while maintaining signal integrity at 100kHz bandwidth.

Use Value: Eliminates need for discrete resistor dividers or dedicated level translators-reducing BOM count and layout complexity.

Automotive Infotainment Display

Automotive Power Distribution Unit

Use Scenario: Driving backlight LED strings from low-drive MCU GPIO pins in head-unit displays.

IC Role / Device Role / Timing Role: High-current buffer sourcing/sinking ±24mA per channel to directly drive LED cathodes/anodes.

Use Value: Replaces discrete MOSFET drivers, cutting component count and thermal load while supporting PWM dimming up to 20kHz.

Use Scenario: Enabling/disabling diagnostic communication lines (CAN FD transceiver enable) during vehicle sleep/wake cycles.

IC Role / Device Role / Timing Role: 3-state gate isolating CAN FD transceiver from MCU during deep-sleep mode via OE-controlled high-Z state.

Use Value: Reduces quiescent current to <10μA in sleep mode-extending battery life in always-connected vehicle architectures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVRQ1	5-pin SOT-23 (DBV) package; larger 2.90mm × 1.60mm footprint; identical electrical specs	Less space-constrained designs where thermal resistance (R_θJA = 357°C/W) is acceptable	Select when board real estate permits larger package and standard SMT reflow compatibility is prioritized over miniaturization.
SN74LVC1G125DCKRQ1	5-pin SC70 (DCK) package; 2.00mm × 1.25mm size; lacks NC pin but shares same V_CC/I/O specs	Higher-density layouts requiring smaller footprint than DRY but not needing wettable flanks for AOI	Choose when 0.5mm pitch handling capability exists and visual solder-joint inspection is not required.

Compared with SN74LVC1G125DBVRQ1 and SN74LVC1G125DCKRQ1, the 1P1G125QDRYRQ1 offers the smallest footprint (1.45mm²), wettable flank leads for automated optical inspection, and optimized thermal performance (R_θJA = 439°C/W) in ultra-compact automotive modules-making it the preferred choice for space- and reliability-critical ECU designs.

Availability

1P1G125QDRYRQ1 is available at Aetrix Electronics and suitable for automotive body control modules, industrial sensor interfaces, infotainment display backlighting, and power distribution units requiring stable component supply across extended temperature ranges and AEC-Q100 compliance.

Supply support for 1P1G125QDRYRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of automotive-grade IC development expertise and rigorous AEC-Q100 validation infrastructure.

The SN74LVC1G125-Q1 product line delivers miniature, high-drive, automotive-qualified logic buffers for signal integrity, voltage translation, and bus isolation in next-generation vehicle ECUs and ADAS subsystems.

FAQ

What is the operating voltage range for the 1P1G125QDRYRQ1?

The 1P1G125QDRYRQ1 operates from 1.65V to 5.5V V_CC, enabling flexible integration across mixed-voltage automotive systems. This range allows direct use with 1.8V, 2.5V, 3.3V, and 5V logic domains. Inputs tolerate up to 5.5V regardless of V_CC, supporting robust interfacing with legacy 5V peripherals without external level shifters. The 1P1G125QDRYRQ1 maintains specified performance-including propagation delay and drive strength-across this full range.

How does the I_off feature work in the 1P1G125QDRYRQ1?

The I_off feature in the 1P1G125QDRYRQ1 disables all outputs and limits I/O leakage current to <±10μA when V_CC = 0V, preventing damaging back-current during partial power-down or live insertion. This functionality is intrinsic to the silicon design and requires no external circuitry. It ensures safe operation during hot-swap events in automotive power distribution units and enables reliable power sequencing in multi-rail ECUs-key for meeting ISO 16750-2 transient and AEC-Q100 stress requirements.

What is the maximum signal frequency the 1P1G125QDRYRQ1 can reliably redrive?

Based on its 3.7ns maximum propagation delay at 3.3V and verified 100MHz square-wave redriving capability, the 1P1G125QDRYRQ1 supports clean digital signal transmission up to 100MHz. This performance holds across the full –40°C to +125°C operating range and is validated with 50pF capacitive loading per TI's switching characteristics test conditions. The 1P1G125QDRYRQ1 is commonly deployed for clock distribution, LIN bus signal conditioning, and high-speed sensor data paths in automotive applications.

Is the 1P1G125QDRYRQ1 pin-compatible with other packages in the SN74LVC1G125-Q1 family?

No-the 1P1G125QDRYRQ1 uses a 6-pin SON (DRY) package with an NC pin, while SN74LVC1G125DBVRQ1 (SOT-23) and SN74LVC1G125DCKRQ1 (SC70) are 5-pin packages without NC. Pin assignments differ: DRY places V_CC at pin 6 and includes NC at pin 5, whereas DBV/DCK locate V_CC at pin 5 and omit NC entirely. PCB layout and footprint must be redesigned for each package; the 1P1G125QDRYRQ1 is not a drop-in replacement for other variants.

Does the 1P1G125QDRYRQ1 require external pull-up resistors on the OE pin?

Yes-TI recommends tying OE to V_CC through a pull-up resistor to maintain the output in high-impedance state during power-up or power-down sequences. The minimum resistor value depends on the driver's current-sinking capability; typical values range from 1kΩ to 10kΩ. This ensures Y remains in high-Z before the controlling MCU initializes, preventing bus contention or unintended signal assertion. The 1P1G125QDRYRQ1 datasheet specifies this requirement in Section 7.1 to guarantee safe power sequencing in automotive ECUs.

1P1G125QDRYRQ1 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 6-SON (1.45x1)

1P1G125QDRYRQ1 FAQ

1.How can I place an order for 1P1G125QDRYRQ1 through Aetrix?

Please submit a Request for Quotation (RFQ) for 1P1G125QDRYRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 1P1G125QDRYRQ1 reliable?

The price and inventory of 1P1G125QDRYRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 1P1G125QDRYRQ1 is usually 5 days.

3.What payment methods are accepted for 1P1G125QDRYRQ1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 1P1G125QDRYRQ1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 1P1G125QDRYRQ1?

1P1G125QDRYRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 1P1G125QDRYRQ1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 1P1G125QDRYRQ1?

For technical support, including 1P1G125QDRYRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 1P1G125QDRYRQ1 requirements.

6.How does Aetrix verify that 1P1G125QDRYRQ1 is sourced from the original manufacturer or authorized distributors?

All 1P1G125QDRYRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 1P1G125QDRYRQ1 meets industry standards.

7.What is the process for return or replacement of 1P1G125QDRYRQ1?

All 1P1G125QDRYRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with 1P1G125QDRYRQ1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 1P1G125QDRYRQ1 part is unused and in its original packaging.

Return procedure for 1P1G125QDRYRQ1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…