Microchip Technology 24AA025E64T-I/OT
- Part No.:
- 24AA025E64T-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
24AA025E64T-I/OT.pdf
- Description:
- IC EEPROM 2KBIT I2C SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:14,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA025E64T-I/OT from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM with factory-programmed, globally unique EUI-64™ node address stored in write-protected memory (0xF8–0xFF). It operates from 1.7V to 5.5V, supports 400 kHz I²C clock (100 kHz below 2.5V), and features 16-byte page write capability. Used for secure device identity storage in networked embedded systems.
For engineers reviewing the 24AA025E64T-I/OT datasheet, 24AA025E64T-I/OT pinout, 24AA025E64T-I/OT application, or 24AA025E64T-I/OT equivalent, key selection criteria include guaranteed EUI-64™ uniqueness, industrial temperature range (−40°C to +85°C), 6-lead SOT-23 package compatibility, and cascading support for multi-device I²C bus topology.
Technical Context
The 24AA025E64T-I/OT implements a two-wire I²C slave interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal architecture includes a 16-byte page buffer, address pointer auto-increment logic, and hardware write protection for the upper 128 bytes (0x80–0xFF), where the EUI-64™ address resides.
It uses a high-voltage generator and EEPROM array control logic to execute self-timed erase/write cycles. The device supports acknowledge polling to detect write completion and requires no external timing components - all timing is derived from the I²C clock (SCL) and VCC-dependent AC specifications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), organized as two 128-word blocks |
| Interface | I²C-compatible 2-wire serial bus; supports standard (100 kHz) and fast (400 kHz) modes |
| Supply Voltage | 1.7V to 5.5V - enables direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers |
| Page Write Size | 16 bytes - allows efficient bulk writes without exceeding physical page boundaries |
| Endurance & Retention | 1 million erase/write cycles; >200 years data retention at 85°C |
| Node Address | EUI-64™ (8-byte), factory-programmed and permanently write-protected in 0xF8–0xFF |
| Temperature Range | Industrial grade: −40°C to +85°C - qualified for extended operation in harsh environments |
Pinout & Package
Package: 6-lead SOT-23 (JEDEC MO-178AA), 1.6 mm × 2.8 mm footprint, 0.95 mm height, gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 1.7V–5.5V; powers internal logic and EEPROM array |
| SCL | Serial clock input | Asynchronous I²C clock; synchronizes all data transfers; Schmitt-triggered |
| SDA | Serial data bidirectional I/O | Open-drain output; requires external pull-up; transmits/receives addresses and data |
| VSS | Ground reference | Return path for all internal currents; must be low-impedance |
| A0 | Chip address input | LSB of 3-bit slave address; determines I²C device address (0x50–0x57) |
| A1 | Chip address input | MSB-1 of 3-bit slave address; enables up to four devices on SOT-23 bus |
Key Features
| Feature | Design Value |
|---|---|
| Globally unique EUI-64™ address | Factory-programmed IEEE-compliant 64-bit identifier in protected memory - eliminates need for external MAC provisioning |
| Cascadable I²C addressing | A0/A1 inputs allow up to four 24AA025E64T-I/OT devices on one bus - simplifies multi-node identity management |
| Low-power operation | 1 µA max standby current (I-temp) enables battery-backed or energy-harvesting applications |
| Noise-immune interface | Schmitt-trigger inputs + 50 ns input filter suppress bus noise - improves reliability in electrically noisy industrial settings |
| Hardware write protection | Upper half (0x80–0xFF) permanently locked - prevents accidental overwrite of EUI-64™ address |
Applications
| IoT Edge Node Identity | Industrial Ethernet Device ID |
|---|---|
Use Scenario: Assigning immutable, IEEE-registered identifiers to sensor nodes in wireless mesh networks. IC Role / Device Role / Timing Role: Nonvolatile identity store; provides EUI-64™ address on power-up via I²C read without firmware intervention. Use Value: Enables zero-touch onboarding and secure device authentication in constrained MCU environments. | Use Scenario: Storing unique MAC addresses for Ethernet PHYs or switches in factory automation gateways. IC Role / Device Role / Timing Role: Dedicated identity ROM; decouples MAC assignment from main processor boot sequence. Use Value: Guarantees MAC uniqueness across production batches and eliminates manual programming steps. |
| Medical Device Serial Numbering | Automotive Telematics Module ID |
Use Scenario: Embedding traceable, tamper-resistant serial numbers in Class II medical instruments per FDA UDI requirements. IC Role / Device Role / Timing Role: Secure, write-protected serial number vault; accessed only during manufacturing calibration. Use Value: Meets regulatory auditability requirements with hardware-enforced immutability of critical identifiers. | Use Scenario: Providing globally unique identifiers for cellular-connected telematics control units (TCUs) in ADAS platforms. IC Role / Device Role / Timing Role: Factory-provisioned EUI-64™ source for LTE/5G module registration and OTA firmware signing. Use Value: Eliminates software-based ID generation risks and ensures compliance with GSMA IMEI/EID standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with pre-programmed node identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02E64T-I/OT | 8-byte EUI-64™ address; 8-lead SOIC only; no A0/A1 pins; non-cascadable | Limited to single-device I²C buses; lacks address select pins for multi-drop topology | Select when board space permits SOIC and only one identity EEPROM is needed per system |
| AT24MAC402-MAHM-T | EUI-48™ (6-byte) pre-programmed; same 2 Kbit size; 6-lead SOT-23; supports 1 MHz I²C | Provides EUI-48™ only; requires software encapsulation to derive EUI-64™; lower max clock frequency margin | Select when EUI-48™ suffices and higher-speed I²C timing is required |
Compared with 24AA02E64T-I/OT and AT24MAC402-MAHM-T, the 24AA025E64T-I/OT uniquely combines cascading capability (via A0/A1), EUI-64™ native support, and SOT-23 packaging - enabling scalable, compact, and standards-compliant identity management in space-constrained industrial designs.
Availability
24AA025E64T-I/OT is available at Aetrix Electronics and suitable for IoT edge node identity, industrial Ethernet device ID, medical device serial numbering, and automotive telematics module ID requiring stable component supply across long-lifecycle programs.
Supply support for 24AA025E64T-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and memory solutions, serving industrial, automotive, communications, and consumer markets with high-reliability silicon and development tools.
The 24AA02XEXX product line delivers factory-programmed, standards-compliant node identity storage for secure device onboarding and MAC address management in resource-constrained embedded systems.
FAQ
What is the exact memory organization and address map of the 24AA025E64T-I/OT?
The 24AA025E64T-I/OT contains 256 bytes (2 Kbit) organized as 256 × 8-bit. Addresses 0x00–0x7F are user-writable EEPROM; addresses 0x80–0xFF are write-protected and hold the factory-programmed EUI-64™ address (0xF8–0xFF). The upper half cannot be modified under any condition - this hardware lock ensures MAC address integrity across the device lifetime.
Does the 24AA025E64T-I/OT support I²C clock stretching or multi-master arbitration?
No, the 24AA025E64T-I/OT does not support clock stretching or multi-master arbitration. It operates strictly as an I²C slave with fixed timing parameters. The device relies on the master to manage bus arbitration and timing compliance per I²C specification - confirmed by absence of clock-stretching behavior in DS20002124H AC timing tables and functional description.
How is the EUI-64™ address validated and guaranteed unique for each 24AA025E64T-I/OT unit?
Each 24AA025E64T-I/OT receives a globally unique EUI-64™ address programmed at Microchip's factory using IEEE-assigned OUIs and proprietary extension algorithms. Uniqueness is ensured by serialization infrastructure and verified during final test. The address is stored in write-protected memory (0xF8–0xFF) and cannot be altered post-manufacture - documented in Section 9.2 of DS20002124H.
Can the 24AA025E64T-I/OT be used in automotive applications requiring AEC-Q200 qualification?
No, the 24AA025E64T-I/OT is rated for Industrial temperature range (−40°C to +85°C) only and is not AEC-Q200 qualified. For automotive use, Microchip offers the 24AA025E64T-E/OT variant (E-temp, −40°C to +125°C), which is AEC-Q200 Grade 2 qualified - confirmed by Device Selection Table and Packaging Information sections in DS20002124H.
What are the I²C slave address options for the 24AA025E64T-I/OT, and how are they configured?
The 24AA025E64T-I/OT uses a base I²C address of 0x50. Pins A0 and A1 set the LSBs: A1:A0 = 00 → 0x50, 01 → 0x51, 10 → 0x52, 11 → 0x53. A2 is not bonded in the 6-lead SOT-23 package and must be treated as logic '0' - enabling up to four devices on one bus. This configuration is defined in Section 5.0 and Table 2-1 of DS20002124H.
24AA025E64T-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
24AA025E64T-I/OT FAQ
1.How can I place an order for 24AA025E64T-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA025E64T-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA025E64T-I/OT reliable?
The price and inventory of 24AA025E64T-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA025E64T-I/OT is usually 5 days.
3.What payment methods are accepted for 24AA025E64T-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA025E64T-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA025E64T-I/OT?
24AA025E64T-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA025E64T-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA025E64T-I/OT?
For technical support, including 24AA025E64T-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA025E64T-I/OT requirements.
6.How does Aetrix verify that 24AA025E64T-I/OT is sourced from the original manufacturer or authorized distributors?
All 24AA025E64T-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA025E64T-I/OT meets industry standards.
7.What is the process for return or replacement of 24AA025E64T-I/OT?
All 24AA025E64T-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 24AA025E64T-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA025E64T-I/OT part is unused and in its original packaging.
Return procedure for 24AA025E64T-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA025E64T-I/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
