Microchip Technology 24AA02E48-E/SN
- Part No.:
- 24AA02E48-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24AA02E48-E/SN.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,860
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA02E48-E/SN from Microchip Technology is a 2 Kbit I²C-compatible serial EEPROM with factory-programmed, globally unique EUI-48™ node address stored in write-protected memory (0xFA–0xFF). It operates from 1.7V to 5.5V, supports 400 kHz I²C clock (100 kHz at VCC <2.5V), and delivers ≤1 µA standby current (I-temp) for low-power embedded identity storage. It is used in networked IoT edge nodes requiring IEEE-compliant MAC address persistence across power cycles.
For engineers reviewing the 24AA02E48-E/SN datasheet, 24AA02E48-E/SN pinout, 24AA02E48-E/SN application, or 24AA02E48-E/SN equivalent, this page provides verified electrical specs, SOIC-8 package layout, EUI-48™ memory mapping, I²C timing constraints, and validated alternatives for secure device identity implementation in industrial and automotive systems.
Technical Context
The 24AA02E48-E/SN implements a two-block 128 × 8-bit EEPROM array with hardware-enforced write protection on upper half (0x80–0xFF), where the pre-programmed EUI-48™ resides. Its I²C slave interface uses Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce on shared buses.
It features an 8-byte page write buffer, self-timed erase/write cycle (5 ms max), and acknowledge polling support for bus efficiency. No A0/A1/A2 address pins are present - device addressing uses fixed 4-bit control code '1010' followed by R/W bit only, making it non-cascadable and simplifying multi-device I²C topology design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as two 128-word blocks - sufficient for MAC address + user-configurable data in constrained footprint designs. |
| Node Address | EUI-48™ (48-bit), factory-programmed and permanently write-protected at 0xFA–0xFF - ensures IEEE-compliant, globally unique identity without firmware provisioning. |
| I²C Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible - supports legacy and high-throughput host controllers without protocol translation. |
| Voltage Range | 1.7V to 5.5V supply - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level-shifting circuitry. |
| Standby Current | ≤1 µA at -40°C to +85°C - critical for battery-powered devices requiring years of shelf life and wake-on-event operation. |
| Data Retention | >200 years - guarantees persistent identity storage over full product lifecycle, including automotive and industrial deployments. |
| Endurance | 1 million erase/write cycles - supports frequent reconfiguration of user area (0x00–0x7F) while preserving immutable node ID. |
Pinout & Package
24AA02E48-E/SN is supplied in an 8-lead SOIC (SN) package, 3.90 mm body width, RoHS-compliant matte tin finish. Pin 1 is marked with a beveled corner or dot; pin numbering follows standard SOIC convention (counterclockwise from top-left).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A0 (No Connect) | Not bonded; must be left floating or tied to VSS/VCC - no effect on device operation or addressing. |
| 2 | A1 (No Connect) | Not bonded; no functional role - eliminates external address selection logic and PCB routing overhead. |
| 3 | A2 (No Connect) | Not bonded; confirms fixed-slave-address behavior - simplifies I²C bus arbitration and avoids address collision risk. |
| 4 | VSS | Ground reference for all internal circuitry and I/O - requires low-impedance connection to system GND plane. |
| 5 | SDA | Bidirectional open-drain I²C data line - requires external pull-up resistor (2 kΩ for 400 kHz, 10 kΩ for 100 kHz). |
| 6 | SCL | Input-only I²C clock line - driven by master; Schmitt-trigger input rejects noise up to 50 ns spikes. |
| 7 | NC | No internal connection - electrically isolated; may be left unconnected or grounded per layout rules. |
| 8 | VCC | Power supply input (1.7–5.5V) - decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| EUI-48™ Pre-Programming | IEEE-compliant 48-bit MAC address stored in write-protected memory - eliminates field provisioning, reduces BOM count, and prevents accidental overwrite during firmware updates. |
| Low-Voltage Operation | Functional down to 1.7V - enables direct integration with energy-harvesting circuits and ultra-low-power MCUs (e.g., PIC16LF, MSP430FR) without voltage boosters. |
| ESD Robustness | >4,000V HBM - withstands handling and board-level ESD events in industrial assembly environments without additional protection components. |
| Page Write Buffer | 8-byte buffer enables burst writes without repeated start/stop sequences - improves firmware update speed and reduces I²C bus occupancy time. |
| Write Protection | Hardware lock on upper 128 bytes (0x80–0xFF) - guarantees integrity of EUI-48™ address even under firmware bugs or malicious write attempts. |
| Temperature Range | Industrial grade (-40°C to +85°C) - qualified for deployment in motor control enclosures, smart sensors, and outdoor gateways without derating. |
Applications
| Networked Sensor Node | Industrial PLC Module |
|---|---|
Use Scenario: A wireless temperature sensor transmits data to a gateway using IEEE 802.15.4 or BLE, requiring unique MAC/EUI-48™ for network registration and firmware OTA targeting. IC Role / Device Role / Timing Role: Provides immutable, factory-assigned node identity stored in write-protected EEPROM; accessed via I²C during boot to populate MAC layer stack. Use Value: Eliminates need for custom serialization infrastructure, reduces firmware complexity, and ensures traceability across production batches without host-side address management. |
Use Scenario: A DIN-rail mounted programmable logic controller stores device-specific calibration coefficients, serial number, and Ethernet MAC address in nonvolatile memory accessible to its ARM Cortex-M7 host MCU. IC Role / Device Role / Timing Role: Acts as dedicated identity + configuration store; I²C interface allows concurrent access during runtime without halting real-time control loops. Use Value: Enables plug-and-play module replacement with zero reconfiguration; write-protection prevents corruption of MAC address during field firmware updates or brownout conditions. |
| Automotive Body Control Unit | Medical Diagnostic Handheld |
Use Scenario: A vehicle door module requires unique identification for CAN FD diagnostics, UDS security access, and service history logging across 15-year vehicle lifespan. IC Role / Device Role / Timing Role: Stores EUI-48™ in hardened memory region; accessed during power-on reset to initialize CAN controller node ID and secure boot chain. Use Value: Meets ISO 16750-4 vibration and AEC-Q100 Grade 2 thermal requirements; >200-year data retention exceeds automotive warranty obligations. |
Use Scenario: A portable ultrasound probe contains multiple sensors and FPGA-based signal processors; each unit must report unique serial ID and calibration date to central diagnostic software. IC Role / Device Role / Timing Role: Serves as tamper-resistant identity vault; accessed via low-speed I²C during USB enumeration to populate device descriptor strings. Use Value: Supports FDA 21 CFR Part 11 electronic record compliance via immutable hardware ID; 1.7V operation extends battery life between charges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM-with-preprogrammed-identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02E64-E/SN | Factory-programmed EUI-64™ (8-byte) instead of EUI-48™; same 2 Kbit size, SOIC-8 package, and electrical specs. | Required for systems natively implementing IPv6 autoconfiguration (SLAAC), Zigbee 3.0, or Bluetooth LE where 64-bit extended address is mandatory. | Select when EUI-64™ is required by protocol stack - no hardware change needed, but firmware must read from 0xF8–0xFF instead of 0xFA–0xFF. |
| AT24MAC402-MAHM-T | Microchip-compatible 2 Kbit EEPROM with EUI-48™, but uses different I²C slave address (0x50 vs 0x50 fixed); identical SOIC-8 footprint and 1.7–5.5V range. | Offers same identity functionality with alternate qualification path (AEC-Q200 Grade 1); pinout and timing match 24AA02E48-E/SN exactly. | Choose for automotive programs requiring AEC-Q200 Grade 1 qualification; drop-in replacement with identical register map and timing. |
Compared with 24AA02E48-E/SN, the 24AA02E64-E/SN provides native EUI-64™ support for IPv6-ready systems, while AT24MAC402-MAHM-T offers AEC-Q200 Grade 1 qualification for harsher automotive environments - both retain identical memory organization, I²C interface behavior, and SOIC-8 mechanical compatibility.
Availability
24AA02E48-E/SN is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical handheld devices requiring stable component supply, long-term data integrity, and IEEE-compliant device identity.
Supply support for 24AA02E48-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24AA02E48-E/SN belongs to Microchip's "MAC Address EEPROM" product line, designed specifically to embed IEEE-standardized node identities into resource-constrained embedded systems without firmware provisioning overhead.
FAQ
What is the exact memory layout of the EUI-48™ address in 24AA02E48-E/SN?
The EUI-48™ address is factory-programmed and permanently write-protected in the upper half of the 24AA02E48-E/SN memory array, specifically at byte addresses 0xFA through 0xFF. These six bytes contain the IEEE-assigned OUI (first three bytes) and Microchip-generated extension identifier (last three bytes), forming a globally unique 48-bit MAC address readable via standard I²C random-read commands.
Does 24AA02E48-E/SN support cascading multiple devices on the same I²C bus?
No, 24AA02E48-E/SN does not support cascading. Its A0, A1, and A2 pins are unconnected and unused; device addressing relies solely on the fixed 4-bit control code '1010' and R/W bit, resulting in a single hardwired slave address (0x50). To connect multiple identity EEPROMs, use variants like 24AA025E48-E/SN which implement A0–A2 address inputs.
What is the maximum I²C clock frequency supported by 24AA02E48-E/SN?
The 24AA02E48-E/SN supports up to 400 kHz I²C clock frequency when VCC is ≥2.5V. At supply voltages below 2.5V (down to 1.7V), the maximum clock frequency is reduced to 100 kHz to ensure reliable timing margins - this is enforced by internal voltage detection and does not require firmware intervention.
Can the user area (0x00–0x7F) of 24AA02E48-E/SN be written during normal operation?
Yes, the lower 128 bytes (0x00–0x7F) of 24AA02E48-E/SN are fully read/write enabled and support standard I²C byte and page write operations. Only the upper 128 bytes (0x80–0xFF), containing the EUI-48™ address, are hardware write-protected - no software command or voltage condition can override this protection.
Is 24AA02E48-E/SN qualified for automotive applications?
The -E suffix in 24AA02E48-E/SN denotes Automotive qualification (–40°C to +125°C), and the part meets AEC-Q100 Grade 2 requirements. It is suitable for body electronics, infotainment interfaces, and ADAS auxiliary modules where extended temperature operation and long-term reliability are mandated - though full AEC-Q100 test reports must be obtained from Microchip for certification documentation.
24AA02E48-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24AA02E48-E/SN FAQ
1.How can I place an order for 24AA02E48-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA02E48-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA02E48-E/SN reliable?
The price and inventory of 24AA02E48-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA02E48-E/SN is usually 5 days.
3.What payment methods are accepted for 24AA02E48-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA02E48-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA02E48-E/SN?
24AA02E48-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA02E48-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA02E48-E/SN?
For technical support, including 24AA02E48-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA02E48-E/SN requirements.
6.How does Aetrix verify that 24AA02E48-E/SN is sourced from the original manufacturer or authorized distributors?
All 24AA02E48-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA02E48-E/SN meets industry standards.
7.What is the process for return or replacement of 24AA02E48-E/SN?
All 24AA02E48-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24AA02E48-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA02E48-E/SN part is unused and in its original packaging.
Return procedure for 24AA02E48-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA02E48-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
