Microchip Technology 24AA02E64T-E/OT
- Part No.:
- 24AA02E64T-E/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SC-74A, SOT-753
- Datasheet:
-
24AA02E64T-E/OT.pdf
- Description:
- IC EEPROM 2KBIT I2C SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA02E64T-E/OT from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM with factory-programmed, globally unique EUI-64™ node address stored in write-protected memory (0xF8–0xFF). It operates from 1.7V to 5.5V, supports 400 kHz I²C clock (100 kHz at VCC <2.5V), and delivers ≤1 µA standby current (I-temp) for low-power embedded identity storage in networked devices.
For engineers reviewing the 24AA02E64T-E/OT datasheet, 24AA02E64T-E/OT pinout, 24AA02E64T-E/OT application, or 24AA02E64T-E/OT equivalent, key selection criteria include guaranteed EUI-64™ uniqueness, 8-byte page write capability, Schmitt-trigger I²C inputs for noise immunity, industrial temperature range (−40°C to +85°C), and SOIC-8/SOT-23-5 package compatibility.
Technical Context
The 24AA02E64T-E/OT implements a two-block 128 × 8-bit EEPROM array with hardware write protection on upper half (0x80–0xFF), where the EUI-64™ address resides. Its I²C slave interface uses fixed 7-bit address 0xA0 (R/W=0) with A0–A2 pins unconnected and functionally "don't care" - eliminating external address configuration.
Internal architecture includes HV generator for EEPROM programming, X/Y decoders, sense amplifiers, and write-protect circuitry. All I/O features Schmitt-trigger inputs and slope-controlled outputs to suppress ground bounce and tolerate bus noise - critical for reliable node ID retrieval in electrically noisy industrial control or IoT edge nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as two 128-word blocks |
| Node Address | EUI-64™ (8-byte), factory-programmed and permanently write-protected at 0xF8–0xFF |
| I²C Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible; no external pull-up required beyond standard bus design |
| Supply Voltage | 1.7V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifting |
| Standby Current | ≤1 µA at −40°C to +85°C - extends battery life in always-on identity storage applications |
| Endurance & Retention | 1 million erase/write cycles; >200 years data retention - suitable for permanent device serialization |
| ESD Protection | >4,000V HBM - ensures robustness during handling and board assembly |
Pinout & Package
Available in 8-lead SOIC (3.90 mm body) and 5-lead SOT-23 packages. The 24AA02E64T-E/OT uses the 5-lead SOT-23 variant (pin count confirmed per DS20002124H, Table 2-1), with A0, A1, A2 pins unconnected and unused.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 1.7V–5.5V; powers internal logic and EEPROM programming circuitry |
| VSS | Ground reference | Return path for all internal currents; must be low-impedance for stable I²C timing |
| SDA | Bidirectional data line | Open-drain I²C data I/O; requires external pull-up (2 kΩ typical for 400 kHz) |
| SCL | Serial clock input | Master-generated clock synchronizing all read/write transfers; Schmitt-triggered for noise rejection |
| NC | No-connect terminal | Pin 5 in SOT-23 package - physically present but internally unconnected; may be left floating or grounded |
Key Features
| Feature | Design Value |
|---|---|
| Globally unique EUI-64™ address | Factory-programmed IEEE-compliant 64-bit identifier enabling plug-and-play MAC-level network identity without software provisioning |
| Hardware write protection | Upper 128 bytes (0x80–0xFF) permanently locked - prevents accidental overwrite of node address during firmware updates |
| Low-voltage operation down to 1.7V | Supports direct integration into energy-harvesting or coin-cell-powered systems without voltage boosting |
| Schmitt-trigger I²C inputs | 0.05×VCC hysteresis eliminates false triggering from bus noise - critical for reliable boot-time ID reads in motor drives or PLCs |
| Page write buffer (8-byte) | Reduces I²C transaction overhead by up to 8× vs. byte-write; accelerates bulk configuration storage in gateway devices |
Applications
| Industrial Ethernet Node Identity | IoT Edge Device Serialization |
|---|---|
Use Scenario: Assigning immutable MAC-layer identifiers to programmable logic controllers (PLCs) and industrial gateways during manufacturing. IC Role / Device Role / Timing Role: Nonvolatile storage of IEEE EUI-64™ address used by Ethernet MAC controller at power-on initialization. Use Value: Eliminates manual MAC address assignment and database synchronization; ensures zero-touch deployment in factory automation networks. | Use Scenario: Embedding unique device IDs into battery-powered environmental sensors deployed in remote field locations. IC Role / Device Role / Timing Role: Persistent identity storage accessed once per boot via I²C to populate TLS client certificates and MQTT client IDs. Use Value: Enables cryptographically secure device authentication without external provisioning infrastructure or cloud dependency. |
| Medical Equipment Asset Tracking | Automotive Telematics Module ID |
Use Scenario: Storing FDA-mandated UDI (Unique Device Identifier) and calibration metadata in portable diagnostic devices. IC Role / Device Role / Timing Role: Read-only access to preprogrammed EUI-64™ and user-configurable fields during regulatory audit mode or service technician scan. Use Value: Meets 21 CFR Part 11 traceability requirements with tamper-evident, non-erasable identity storage. | Use Scenario: Providing globally unique CAN node identifiers for vehicle telematics control units (TCUs) across production batches. IC Role / Device Role / Timing Role: Boot-time I²C read of EUI-64™ to seed CANopen NodeID or J1939 source address generation logic. Use Value: Guarantees collision-free addressing in multi-ECU vehicle networks without requiring central address allocation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM-based node identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02E48T-E/OT | EUI-48™ (6-byte) address instead of EUI-64™; same 2 Kbit size, 8-byte page, and SOIC/SOT-23 packaging | Suitable for legacy IPv4/MAC-48 systems; lacks native EUI-64™ support for IPv6 or BLE mesh addressing | Select when EUI-48™ suffices and cost sensitivity favors mature variant |
| AT24C02C-SSHM-T | No factory-programmed node address; standard 2 Kbit I²C EEPROM with 16-byte page write and 1.7V–5.5V operation | Requires external provisioning of MAC address; no built-in identity assurance or write-protection of ID block | Select when full control over address content is needed or when using custom identity schemes |
Compared with 24AA02E48T-E/OT, the 24AA02E64T-E/OT provides native EUI-64™ compliance for modern IP-based protocols, while AT24C02C-SSHM-T offers greater flexibility at the cost of added firmware complexity and no guaranteed uniqueness.
Availability
24AA02E64T-E/OT is available at Aetrix Electronics and suitable for industrial Ethernet node identity, IoT edge device serialization, medical equipment asset tracking, and automotive telematics module ID requiring stable component supply and guaranteed long-term availability.
Supply support for 24AA02E64T-E/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving industrial, automotive, communications, and consumer markets with high-reliability silicon and development tools.
The 24AA02E64T-E/OT belongs to Microchip's 24AA02XEXX family of preprogrammed serial EEPROMs, designed specifically to simplify secure, standards-compliant device identity management in networked embedded systems.
FAQ
What is the exact memory organization and address map of the 24AA02E64T-E/OT?
The 24AA02E64T-E/OT contains 256 bytes (2 Kbit) organized as two 128-byte blocks. The EUI-64™ node address occupies addresses 0xF8–0xFF (8 bytes), permanently write-protected. User-accessible memory spans 0x00–0x7F (128 bytes), while 0x80–0xF7 (120 bytes) is reserved and not usable. This layout ensures identity integrity while providing dedicated space for application-specific data in the lower block.
Does the 24AA02E64T-E/OT require external pull-up resistors on SDA and SCL lines?
Yes, the 24AA02E64T-E/OT requires external pull-up resistors on both SDA and SCL lines because it uses open-drain I²C outputs. For 400 kHz operation, a 2 kΩ pull-up to VCC is recommended; for 100 kHz, 10 kΩ is typical. These values ensure proper rise times per I²C specification and prevent bus contention in multi-slave systems.
Can the factory-programmed EUI-64™ address in the 24AA02E64T-E/OT be modified or erased?
No, the EUI-64™ address in the 24AA02E64T-E/OT is factory-programmed into the upper memory block (0xF8–0xFF) and permanently write-protected. Attempts to write to this region are ignored. Only the lower 128-byte block (0x00–0x7F) is user-writable. This ensures cryptographic-grade uniqueness and prevents accidental or malicious tampering with device identity.
What is the maximum I²C clock frequency supported by the 24AA02E64T-E/OT, and does it depend on supply voltage?
The 24AA02E64T-E/OT supports up to 400 kHz I²C clock frequency when VCC ≥2.5V. When VCC is between 1.7V and 2.5V, maximum clock frequency is reduced to 100 kHz. This voltage-dependent limitation is specified in DS20002124H Table 1-2 and ensures reliable timing margin across the full operating range of the 24AA02E64T-E/OT.
Is the 24AA02E64T-E/OT pin-compatible with other variants like the 24AA025E64T-E/OT?
No, the 24AA02E64T-E/OT is not pin-compatible with the 24AA025E64T-E/OT. The former uses 5-lead SOT-23 or 8-lead SOIC packages with A0–A2 pins unconnected, while the latter uses 6-lead SOT-23 or 8-lead SOIC with functional A0–A2 address inputs. Physical pin count and chip-select functionality differ - direct substitution would require PCB redesign and firmware changes to handle address mapping.
24AA02E64T-E/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
24AA02E64T-E/OT FAQ
1.How can I place an order for 24AA02E64T-E/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA02E64T-E/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA02E64T-E/OT reliable?
The price and inventory of 24AA02E64T-E/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA02E64T-E/OT is usually 5 days.
3.What payment methods are accepted for 24AA02E64T-E/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA02E64T-E/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA02E64T-E/OT?
24AA02E64T-E/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA02E64T-E/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA02E64T-E/OT?
For technical support, including 24AA02E64T-E/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA02E64T-E/OT requirements.
6.How does Aetrix verify that 24AA02E64T-E/OT is sourced from the original manufacturer or authorized distributors?
All 24AA02E64T-E/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA02E64T-E/OT meets industry standards.
7.What is the process for return or replacement of 24AA02E64T-E/OT?
All 24AA02E64T-E/OT units undergo pre-shipment inspection (PSI). If there is an issue with 24AA02E64T-E/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA02E64T-E/OT part is unused and in its original packaging.
Return procedure for 24AA02E64T-E/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA02E64T-E/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
