Microchip Technology 24AA02H-I/ST
- Part No.:
- 24AA02H-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24AA02H-I/ST.pdf
- Description:
- IC EEPROM 2KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,979
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA02H-I/ST from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protect for the upper half-array (80h–FFh), 1.7V–5.5V operation, and AEC-Q100 qualification for automotive use. It supports 400 kHz clock frequency at VCC ≥ 2.5V, features Schmitt-trigger inputs and slope-controlled outputs, and delivers ≤1 µA standby current for low-power embedded systems.
For engineers reviewing the 24AA02H-I/ST datasheet, 24AA02H-I/ST pinout, 24AA02H-I/ST application, or 24AA02H-I/ST equivalent, this page provides verified electrical specs, package mapping to ST (SOIC-8), confirmed I²C timing compliance, write-protection behavior, and real-world design implications of its 8-byte page buffer and half-array WP logic.
Technical Context
The 24AA02H-I/ST implements a two-wire I²C interface with fixed 7-bit client address (1010xxxR/W) and no internal connection to A0–A2 pins - enabling single-device bus placement without address conflicts. Its memory controller uses an internal Address Pointer that auto-increments during sequential reads and wraps on page boundary overflow.
Write operations are self-timed with a maximum 5 ms cycle time; acknowledge polling is supported to detect completion without fixed delays. The device integrates Schmitt-trigger inputs and output slope control to suppress ground bounce and noise spikes up to 50 ns, ensuring robust operation in electrically noisy automotive and industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for MAC address storage, calibration data, or boot configuration in space-constrained designs. |
| VCC Range | 1.7V–5.5V - enables direct interface with 1.8V, 3.3V, and 5V microcontrollers without level shifting. |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V - supports high-speed I²C mode for faster firmware updates or parameter loading. |
| Page Write Buffer | 8 bytes - reduces I²C transaction count when writing contiguous data blocks, improving bus efficiency. |
| Write Protection | Hardware-enabled half-array (80h–FFh) via WP pin tied to VCC - prevents accidental overwrite of critical firmware or security keys. |
| Endurance & Retention | 1 million erase/write cycles and >200 years data retention - validated for long-life automotive ECUs and industrial controllers. |
| ESD Protection | >4 kV HBM - meets IEC 61000-4-2 Level 3 requirements for robustness in handling and assembly. |
Pinout & Package
24AA02H-I/ST is packaged in an 8-lead SOIC (SN) body per Microchip drawing C04-057-SN Rev F, with standard 1.27 mm pitch and 3.90 mm width. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Address Input (No Connect) | Internally unconnected; may be left floating or tied to VSS/VCC with no functional impact - simplifies PCB routing and eliminates address conflict risk. |
| VSS | Ground Reference | Return path for all internal circuitry; must be low-impedance to ensure stable read/write margins and noise immunity. |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up (2 kΩ typical for 400 kHz); changes only during SCL low to avoid spurious Start/Stop conditions. |
| SCL | Serial Clock Input | Master-generated clock synchronizing all data transfers; Schmitt-trigger input ensures reliable edge detection under noisy conditions. |
| WP | Write-Protect Control | Logic-high (VCC) enables half-array protection (80h–FFh); logic-low (VSS) disables protection - used for field-programmable security partitioning. |
| VCC | Power Supply | Supplies core EEPROM and interface logic; decoupling capacitor (0.1 µF ceramic) required within 10 mm for stable 5 ms write-cycle timing. |
Key Features
| Feature | Design Value |
|---|---|
| Low-Voltage Operation | Functional down to 1.7V - allows direct integration into battery-powered or energy-harvesting systems without voltage boosters. |
| I²C Compatibility | Fully compliant with Philips I²C-bus specification, including Start/Stop generation, ACK polling, and 7-bit addressing - interoperable with standard MCU I²C peripherals. |
| Noise Immunity | Schmitt-trigger inputs + 50 ns spike suppression on SDA/SCL - eliminates need for external RC filters in EMI-prone automotive harnesses. |
| Page Write Efficiency | 8-byte buffer reduces I²C overhead by up to 87% vs. byte-write for contiguous data - critical for fast factory programming or OTA parameter updates. |
| Automotive Qualification | AEC-Q100 Grade 1 (–40°C to +125°C) - qualified for engine control, ADAS sensors, and infotainment modules requiring extended temperature reliability. |
Applications
| MAC Address Storage | Calibration Data Retention |
|---|---|
Use Scenario: Storing unique 48-bit Ethernet MAC address in network-connected automotive ECUs or industrial gateways. IC Role / Device Role / Timing Role: Nonvolatile memory holding immutable hardware identity; accessed once at boot via I²C before network stack initialization. Use Value: Eliminates need for laser-marked labels or OTP fuses; enables field-replaceable modules with programmable identity using standard I²C commands. |
Use Scenario: Saving sensor offset/gain coefficients after factory calibration in pressure or temperature transducers. IC Role / Device Role / Timing Role: Persistent storage for analog front-end compensation parameters; written once during production test, read at power-on reset. Use Value: Achieves ±0.1% measurement accuracy over lifetime; leverages 200-year data retention to avoid recalibration in sealed medical or aerospace devices. |
| Firmware Configuration Lock | Secure Boot Key Partition |
Use Scenario: Storing boot-mode flags (e.g., "safe mode", "firmware update pending") in automotive telematics units. IC Role / Device Role / Timing Role: Configuration register accessed early in boot sequence; WP pin tied to VCC to prevent runtime corruption during firmware updates. Use Value: Ensures deterministic recovery behavior after failed OTA updates; avoids bricking due to accidental writes during interrupt service routines. |
Use Scenario: Holding cryptographic keys or certificate hashes in secure boot chains for EV battery management systems. IC Role / Device Role / Timing Role: Tamper-resistant storage for root-of-trust elements; upper half-array (80h–FFh) write-protected at manufacturing using dedicated WP strap. Use Value: Meets ISO/SAE 21434 cybersecurity requirements by isolating immutable keys from writable application data in same device. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC02B-I/ST | Requires minimum 2.5V VCC; lacks 1.7V operation - not suitable for 1.8V systems. | Not qualified for automotive AEC-Q100; rated only for industrial temp range (–40°C to +85°C). | Select only if system operates strictly at ≥2.5V and does not require automotive qualification or extended temperature support. |
| AT24C02C-SSHM-T | Same 2 Kbit capacity and I²C interface, but uses different write-protection scheme (software-configurable WP bits). | Supports 1 MHz clock (fast-mode plus), but lacks AEC-Q100 qualification and has lower ESD rating (2 kV HBM). | Prefer for high-throughput consumer applications where software flexibility outweighs automotive reliability requirements. |
Compared with 24LC02B-I/ST and AT24C02C-SSHM-T, the 24AA02H-I/ST uniquely combines 1.7V operation, AEC-Q100 Grade 1 qualification, and hardware-based half-array write protection - making it the only choice for safety-critical automotive modules requiring guaranteed data integrity across voltage and temperature extremes.
Availability
24AA02H-I/ST is available at Aetrix Electronics and suitable for automotive ECU development, industrial sensor calibration, and secure boot implementation requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for 24AA02H-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 24XX02H family was designed specifically for automotive and industrial applications demanding high reliability, low-voltage operation, and hardware-enforced data protection - targeting ECU configuration, sensor calibration, and secure identity storage.
FAQ
What is the minimum operating voltage for the 24AA02H-I/ST?
The 24AA02H-I/ST operates down to 1.7V, enabling direct interfacing with 1.8V logic families and battery-powered systems without level-shifting circuitry. This is a key differentiator from the 24LC02B-I/ST, which requires a minimum 2.5V supply. The 24AA02H-I/ST maintains full I²C functionality and write endurance across the entire 1.7V–5.5V range.
How does the write-protect feature work on the 24AA02H-I/ST?
The 24AA02H-I/ST uses a hardware WP pin: tying it to VCC protects addresses 80h–FFh (upper 128 bytes), while tying it to VSS disables protection entirely. Unlike software-based schemes, this is immune to firmware bugs or bus glitches. The 24AA02H-I/ST does not support byte-level or software-configurable protection - only the fixed half-array mode.
Is the 24AA02H-I/ST pin-compatible with other 2 Kbit I²C EEPROMs?
Yes, the 24AA02H-I/ST in SOIC-8 (ST) package shares identical pinout and footprint with industry-standard 2 Kbit I²C EEPROMs like the 24LC02B-I/ST and AT24C02C-SSHM-T. However, functional compatibility requires verifying VCC range, WP behavior, and temperature grade - the 24AA02H-I/ST's 1.7V min and AEC-Q100 qualification are not matched by most alternatives.
What is the maximum I²C clock frequency supported by the 24AA02H-I/ST?
The 24AA02H-I/ST supports up to 400 kHz I²C clock frequency when VCC is 2.5V or higher. At VCC < 2.5V (e.g., 1.7V–2.4V), the maximum clock rate drops to 100 kHz to ensure timing margin. This dual-speed capability allows flexible deployment across both legacy and high-speed I²C buses without redesign.
Does the 24AA02H-I/ST require external pull-up resistors on SDA and SCL lines?
Yes, the 24AA02H-I/ST has open-drain SDA and SCL pins and requires external pull-up resistors. For 400 kHz operation, a 2 kΩ resistor to VCC is recommended; for 100 kHz, 10 kΩ is typical. Incorrect pull-up values cause timing violations or bus lockup - always verify rise/fall times against I²C specification limits in your layout.
24AA02H-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24AA02H-I/ST FAQ
1.How can I place an order for 24AA02H-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA02H-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA02H-I/ST reliable?
The price and inventory of 24AA02H-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA02H-I/ST is usually 5 days.
3.What payment methods are accepted for 24AA02H-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA02H-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA02H-I/ST?
24AA02H-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA02H-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA02H-I/ST?
For technical support, including 24AA02H-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA02H-I/ST requirements.
6.How does Aetrix verify that 24AA02H-I/ST is sourced from the original manufacturer or authorized distributors?
All 24AA02H-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA02H-I/ST meets industry standards.
7.What is the process for return or replacement of 24AA02H-I/ST?
All 24AA02H-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24AA02H-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA02H-I/ST part is unused and in its original packaging.
Return procedure for 24AA02H-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA02H-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
