Microchip Technology 24AA1026-I/SM
- Part No.:
- 24AA1026-I/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
24AA1026-I/SM.pdf
- Description:
- IC EEPROM 1MBIT I2C 400KHZ 8SOIJ
- Quantity:
- Payment:

- Shipping:

Inventory:2,680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA1026-I/SM from Microchip Technology is a 128K × 8 (1024 Kbit) I²C-compatible serial EEPROM with 1.7V–5.5V supply range, 400 kHz max clock (100 kHz below 2.5V), and industrial temperature rating (–40°C to +85°C). It features 128-byte page write buffer, hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity - deployed in embedded system configuration storage, sensor calibration data retention, and power-fail-safe parameter logging.
For engineers reviewing the 24AA1026-I/SM datasheet, 24AA1026-I/SM pinout, 24AA1026-I/SM application, or 24AA1026-I/SM equivalent, key selection criteria include voltage compatibility down to 1.7V, guaranteed 1M endurance cycles, 200-year data retention, cascading support for up to four devices on one bus, and SOIC-8 package suitability for space-constrained industrial PCBs.
Technical Context
The 24AA1026-I/SM implements a two-wire I²C interface with slave address decoding using A1/A2 pins, enabling up to four devices per bus. Its internal architecture includes dual 512 Kbit memory blocks selected by the B0 bit, with sequential reads bounded within each 512K segment (00000h–0FFFFh and 10000h–1FFFFh).
It uses on-chip charge pump for EEPROM programming, supports byte and page writes (up to 128 bytes), and employs acknowledge polling to detect write completion. The device samples the WP pin at the Stop condition to enforce hardware write protection across the full 1024 Kbit array.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128K × 8 bits (1024 Kbit); provides sufficient nonvolatile storage for firmware parameters, calibration coefficients, and event logs in resource-constrained microcontrollers. |
| Interface | I²C-compatible 2-wire serial; requires only SDA/SCL lines and pull-ups - reduces PCB routing complexity versus SPI or parallel EEPROMs. |
| Supply Voltage | 1.7V to 5.5V; enables direct integration with 1.8V, 3.3V, and 5V logic domains without level-shifting circuitry. |
| Max Clock Frequency | 400 kHz (≥2.5V), 100 kHz (<2.5V); defines maximum sustained write throughput and timing margin for reliable communication in noisy environments. |
| Page Write Buffer | 128 bytes; allows efficient bulk updates (e.g., writing entire sensor calibration tables) with single Stop condition, minimizing bus occupancy. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention; ensures long-term reliability in infrequently updated but mission-critical storage applications. |
| Operating Temperature | –40°C to +85°C (Industrial grade); validated for use in industrial control panels, metering equipment, and automotive body electronics. |
Pinout & Package
24AA1026-I/SM is housed in an 8-lead SOIC package (3.90 mm width), RoHS-compliant, with standard JEDEC MS-012AC footprint and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No Connect | Unbonded die pad; must remain floating - no external connection or PCB trace required. |
| A1, A2 | Chip Address Inputs | Configure 2-bit slave address (A2,A1) to enable up to four 24AA1026-I/SM devices on same I²C bus; hardwired to VSS/VCC or driven by MCU GPIO. |
| VSS | Ground Reference | Primary return path for all internal circuitry; requires low-impedance connection to system ground plane. |
| SDA | Serial Data Line | Open-drain bidirectional I²C data line; requires external pull-up resistor (2 kΩ typical for 400 kHz operation). |
| SCL | Serial Clock Input | Master-generated clock signal synchronizing all data transfers; input has Schmitt trigger for noise rejection. |
| WP | Write-Protect Control | Hardware lock: tied to VCC disables all writes (reads unaffected); sampled at Stop condition - enables fail-safe configuration locking. |
| VCC | Power Supply | Accepts 1.7V–5.5V; powers internal logic, EEPROM array, and charge pump - supports wide-input LDO or battery-backed rails. |
Key Features
| Feature | Design Value |
|---|---|
| Low-Power Operation | 450 µA max read current and 5 µA max standby current enable battery-powered or energy-harvesting systems to retain nonvolatile storage with minimal quiescent drain. |
| Page Write Capability | 128-byte buffer allows atomic multi-byte updates without intermediate Stop conditions - prevents partial writes during power loss or interrupt latency. |
| Schmitt Trigger Inputs | SDA and SCL inputs include hysteresis (≥0.05×VCC) to reject EMI and ground bounce, ensuring robust communication in electrically noisy industrial environments. |
| Cascadable Architecture | A1/A2 address pins support up to four devices on one I²C bus, enabling scalable memory expansion (up to 4 Mbit total) without additional controllers or bus switches. |
| Hardware Write Protection | WP pin provides physical, non-software-controllable lock of entire memory array - critical for preventing accidental or malicious firmware corruption. |
Applications
| Industrial Sensor Calibration Storage | Embedded System Configuration Backup |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers (PLCs) and process transmitters. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed at power-on reset or during field recalibration; retains values across 10+ year deployments. Use Value: Eliminates need for external calibration EEPROM or microcontroller flash wear-leveling - leverages 1M-cycle endurance and 200-year retention for zero-maintenance operation. | Use Scenario: Saving user-modified settings (network IP, display brightness, alarm thresholds) in medical infusion pumps and diagnostic handhelds. IC Role / Device Role / Timing Role: Dedicated configuration store decoupled from main MCU flash; accessed via I²C during boot and runtime updates. Use Value: Prevents MCU flash wear from frequent writes and avoids reboot delays associated with flash reprogramming - enables instant setting persistence. |
| Power-Fail Safe Event Logging | Automotive Body Control Module (BCM) Parameter Storage |
Use Scenario: Recording fault codes, timestamped operational events, and last-known state before brownout in smart grid meters and UPS controllers. IC Role / Device Role / Timing Role: Fail-safe write target triggered by power-monitoring circuit; uses page write to log multiple entries atomically before shutdown. Use Value: Guarantees data integrity during uncontrolled power loss - 3 ms typical page write time and WP pin lock prevent corruption during voltage sag. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in automotive BCMs operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfacing directly with 3.3V CAN/LIN microcontrollers; survives thermal cycling and vibration. Use Value: Meets AEC-Q100 stress requirements via qualified SOIC-8 package and 1.7V–5.5V operation - eliminates need for external voltage translators or derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC1026-I/P | Requires minimum 2.5V VCC; identical 400 kHz speed and 128-byte page buffer but lacks 1.7V operation. | Suitable only in 2.5V+ systems; not viable for 1.8V microcontrollers or battery-backed designs below 2.5V. | Select when supply rail is stable ≥2.5V and cost sensitivity favors PDIP packaging over SOIC. |
| AT24C1024-10PU-2.7 | 1.7V–5.5V compatible like 24AA1026-I/SM, but rated for 1 MHz I²C (vs. 400 kHz) and offers 64-byte page buffer (vs. 128-byte). | Better suited for high-throughput logging where faster clock and smaller page size reduce bus arbitration overhead. | Prefer when system clock exceeds 400 kHz or when smaller page granularity improves write efficiency for sparse updates. |
Compared with 24LC1026-I/P and AT24C1024-10PU-2.7, the 24AA1026-I/SM uniquely balances ultra-low-voltage operation (1.7V), industrial temperature range, and largest page buffer (128 bytes) - making it optimal for battery-powered, space-constrained, and high-reliability embedded storage.
Availability
24AA1026-I/SM is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded configuration backup, and power-fail safe event logging requiring stable component supply across extended product lifecycles.
Supply support for 24AA1026-I/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24AA1026-I/SM belongs to Microchip's 24XX1026 family of I²C EEPROMs, engineered specifically for low-power, high-reliability nonvolatile data storage in industrial, automotive, and consumer applications demanding extended data retention and robust noise immunity.
FAQ
What is the minimum supply voltage supported by the 24AA1026-I/SM?
The 24AA1026-I/SM operates down to 1.7V, enabling direct interface with 1.8V logic families and battery-powered systems where voltage may sag below 2.5V. This is a key differentiator from the 24LC1026 variant, which requires ≥2.5V. The 24AA1026-I/SM maintains full 400 kHz I²C functionality above 2.5V and degrades gracefully to 100 kHz below 2.5V - ensuring interoperability across mixed-voltage designs.
How does the WP pin function on the 24AA1026-I/SM?
The WP (Write-Protect) pin on the 24AA1026-I/SM is sampled at the Stop condition of each I²C write command. When tied to VCC, it disables all write operations (byte and page) across the full 1024 Kbit array while permitting unrestricted reads. Tying WP to VSS enables normal write functionality. This hardware-level lock prevents accidental or malicious overwrites - a critical safeguard in safety-critical or field-deployed systems where software-only protection may be compromised.
Can multiple 24AA1026-I/SM devices share the same I²C bus?
Yes, up to four 24AA1026-I/SM devices can operate on a single I²C bus using the A1 and A2 address pins to configure unique 2-bit chip addresses (00, 01, 10, 11). Each device responds only to its assigned address, allowing scalable memory expansion to 4 Mbit total. The 24AA1026-I/SM's built-in Schmitt-trigger inputs and slew-rate-controlled outputs ensure signal integrity even with multiple devices loading the bus capacitance.
What is the page write buffer size of the 24AA1026-I/SM, and why does it matter?
The 24AA1026-I/SM features a 128-byte page write buffer - the largest among Microchip's 1-Mbit I²C EEPROMs. This allows up to 128 bytes of data to be loaded into the buffer and written to memory with a single Stop condition, reducing I²C transaction overhead and improving write throughput. It also enhances data integrity: during a page write, the entire 128-byte page is refreshed, guaranteeing consistent endurance wear across the block - critical for long-life calibration storage.
Does the 24AA1026-I/SM support sequential reads across its full memory space?
No, sequential reads on the 24AA1026-I/SM are limited to 512 Kbit segments due to internal addressing boundaries: 00000h–0FFFFh and 10000h–1FFFFh. After reaching the end of either segment (e.g., 0FFFFh), the internal address pointer rolls over to the start of that same segment (00000h), not to the next segment. To read across the full 1024 Kbit array, software must issue separate random read commands for each 512 Kbit block - a constraint explicitly defined in the 24AA1026-I/SM functional specification.
24AA1026-I/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
24AA1026-I/SM FAQ
1.How can I place an order for 24AA1026-I/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA1026-I/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA1026-I/SM reliable?
The price and inventory of 24AA1026-I/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA1026-I/SM is usually 5 days.
3.What payment methods are accepted for 24AA1026-I/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA1026-I/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA1026-I/SM?
24AA1026-I/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA1026-I/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA1026-I/SM?
For technical support, including 24AA1026-I/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA1026-I/SM requirements.
6.How does Aetrix verify that 24AA1026-I/SM is sourced from the original manufacturer or authorized distributors?
All 24AA1026-I/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA1026-I/SM meets industry standards.
7.What is the process for return or replacement of 24AA1026-I/SM?
All 24AA1026-I/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24AA1026-I/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA1026-I/SM part is unused and in its original packaging.
Return procedure for 24AA1026-I/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA1026-I/SM Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

