Microchip Technology 24AA128-I/MS
- Part No.:
- 24AA128-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
24AA128-I/MS.pdf
- Description:
- IC EEPROM 128KBIT I2C 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:365
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA128-I/MS from Microchip Technology is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with industrial temperature range (–40°C to +85°C), 1.7V–5.5V supply operation, and 400 kHz maximum clock frequency. It features 64-byte page write buffering, hardware write-protection via the WP pin, and Schmitt-trigger inputs for noise immunity. It is used in embedded systems for nonvolatile storage of calibration data, configuration settings, and firmware parameters.
For engineers reviewing the 24AA128-I/MS datasheet, 24AA128-I/MS pinout, 24AA128-I/MS application, or 24AA128-I/MS equivalent, this page delivers verified electrical specs, package mapping to MSOP-8, I²C timing constraints at 1.7–5.5V, endurance (1M cycles), and real-world use cases in sensor modules and power management units.
Technical Context
The 24AA128-I/MS implements a two-wire I²C interface with slave addressing using A0–A2 pins (A0 and A1 are no-connects in MSOP-8 package), supporting up to eight devices on one bus. Its internal architecture includes a 64-byte page latch, HV generator for EEPROM programming, and memory control logic that enforces self-timed erase/write cycles.
It supports byte and page write modes, current address/random/sequential reads, and ACK polling for write-cycle completion detection. The device uses open-drain SDA/SCL with external pull-ups and incorporates slope control and Schmitt-trigger inputs to suppress ground bounce and noise spikes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8) - provides sufficient space for multi-parameter calibration tables or boot configuration in resource-constrained microcontrollers. |
| Supply voltage | 1.7V–5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifters. |
| I²C clock max | 400 kHz (at VCC ≥ 2.5V); 100 kHz (at 1.7V ≤ VCC < 2.5V) - defines achievable data throughput and bus loading limits in mixed-voltage systems. |
| Write cycle time | ≤5 ms (page or byte) - determines minimum latency between successive writes and impacts real-time logging responsiveness. |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in applications requiring frequent parameter updates (e.g., energy metering). |
| Data retention | >200 years at +85°C - guarantees integrity of stored configuration across product lifetime under industrial thermal stress. |
| Standby current | ≤1 µA (I-temp) - minimizes quiescent power draw in battery-backed or always-on monitoring nodes. |
Pinout & Package
24AA128-I/MS is packaged in an 8-lead MSOP (Mini Small Outline Package) with 0.65 mm lead pitch and exposed pad (optional VSS connection). Pin 1 is marked by a beveled corner; A0 and A1 are not connected internally in this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | No-connect in MSOP package; must be left floating or tied to VSS/VCC per design - only A2 is functional for device selection (max 2 devices per bus). |
| A1 | Chip address input | No-connect in MSOP package; unused for addressing - simplifies layout but reduces cascading capability vs. SOIC/TSSOP variants. |
| A2 | Chip address input | Active chip select bit; sets MSB of 7-bit slave address (1010xx1) - enables dual-device configuration on shared I²C bus. |
| VSS | Ground reference | Primary return path for all internal circuits; exposed pad may be connected to PCB ground plane for thermal and EMI performance. |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up (2–10 kΩ); carries address, command, and data - must remain stable during SCL high. |
| SCL | Serial clock input | Master-generated clock synchronizing all transfers; rising edge samples data, falling edge allows data change - defines timing compliance window. |
| WP | Hardware write-protect | Logic-high disables all writes (read-only mode); sampled at STOP condition - prevents accidental overwrites during power transitions or firmware faults. |
| VCC | Power supply | Single 1.7–5.5V rail powers EEPROM array and interface logic; decoupling capacitor (0.1 µF) required near pin for noise suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.7V - supports direct integration with ultra-low-power MCUs (e.g., PIC16LF, MSP430) without voltage translation. |
| Page write buffer | 64-byte internal latch - reduces I²C transaction count for bulk writes, improving bus efficiency and lowering host CPU overhead. |
| Schmitt-trigger inputs | Hysteresis ≥0.05×VCC on SDA/SCL - rejects fast transients and ESD-induced glitches, eliminating need for external RC filtering in noisy environments. |
| Hardware write protection | WP pin disables writes when high - provides fail-safe configuration lock independent of software state or reset conditions. |
| ESD robustness | >4,000V HBM - withstands handling and board-level ESD events without latch-up or parametric shift, reducing field failure risk. |
Applications
| Smart Sensor Node | Industrial PLC Module |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and temperature compensation curves for MEMS pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-up and runtime recalibration via I²C. Use Value: Enables plug-and-play sensor replacement with zero manual setup; 200-year data retention ensures calibration validity over equipment lifetime. |
Use Scenario: Holding user-defined I/O mapping, alarm thresholds, and communication protocol settings in modular PLC backplanes. IC Role / Device Role / Timing Role: Persistent parameter repository read at boot and updated during HMI configuration sessions. Use Value: Survives brownouts and hot-swap events; 1 µA standby current extends backup battery life in uninterruptible control units. |
| Medical Diagnostic Device | Automotive Body Control Unit |
Use Scenario: Recording usage logs, error history, and safety-critical calibration data in portable ultrasound or glucose monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with hardware write-lock activated during clinical mode. Use Value: Meets IEC 62304 data integrity requirements; 1M-cycle endurance supports daily diagnostics over 10+ years. |
Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in automotive door modules. IC Role / Device Role / Timing Role: I²C slave storing user preferences accessible by MCU during ignition-on initialization. Use Value: Qualified to AEC-Q100 Grade 2 (–40°C to +105°C); operates reliably across vehicle thermal cycling without data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC128-I/MS | Requires minimum 2.5V VCC; same pinout, timing, and capacity - lacks 1.7V operation. | Not suitable for 1.8V systems; otherwise drop-in in 3.3V/5V designs with identical footprint. | Select when supply rails are stable ≥2.5V and legacy compatibility with older 24LC family is required. |
| AT24C128N-10PU-2.7 | Atmel/Advantra part; 2.7–5.5V range, 400 kHz, 8-lead PDIP - different package, no MSOP option. | Requires PCB redesign for through-hole mounting; lacks AEC-Q100 qualification and 1.7V support. | Choose only if PDIP prototyping is needed or existing Atmel-based BOM consolidation is prioritized. |
Compared with 24LC128-I/MS and AT24C128N-10PU-2.7, the 24AA128-I/MS uniquely supports 1.7V operation and AEC-Q100 qualification in MSOP-8, making it the sole choice for automotive-grade, low-voltage, surface-mount EEPROM deployments.
Availability
24AA128-I/MS is available at Aetrix Electronics and suitable for smart sensor nodes, industrial PLC modules, medical diagnostic devices, and automotive body control units requiring stable component supply across extended product lifecycles.
Supply support for 24AA128-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24AA128 belongs to Microchip's 24XX128 family of I²C EEPROMs, designed specifically for robust, low-power nonvolatile data storage in industrial, automotive, and medical applications demanding wide voltage range and long-term reliability.
FAQ
What is the operating voltage range of the 24AA128-I/MS?
The 24AA128-I/MS operates from 1.7V to 5.5V, enabling direct interface with 1.8V, 3.3V, and 5V systems without level-shifting circuitry. This wide range supports battery-powered and mixed-voltage embedded designs where supply rails may vary across subsystems. The 24AA128-I/MS maintains full I²C functionality and timing compliance across this entire span.
How many devices can be connected on the same I²C bus using the 24AA128-I/MS?
Up to two 24AA128-I/MS devices can share one I²C bus due to the MSOP-8 package having A0 and A1 as no-connects - only A2 is functional for slave address selection. This yields two possible addresses (1010001b and 1010011b), limiting cascading versus SOIC/TSSOP variants which support eight devices via A0–A2.
Does the 24AA128-I/MS support page write operations, and what is the buffer size?
Yes, the 24AA128-I/MS supports page write with a 64-byte internal buffer. This allows up to 64 bytes to be loaded into the latch before initiating the self-timed write cycle, reducing I²C transaction overhead and improving throughput for bulk data storage. The 24AA128-I/MS enforces physical page boundaries (64-byte alignment), so crossing boundaries causes wraparound.
What is the endurance and data retention specification for the 24AA128-I/MS?
The 24AA128-I/MS guarantees 1,000,000 erase/write cycles and greater than 200 years of data retention at +85°C. These specifications are validated per JEDEC standards and ensure long-term reliability in applications such as energy meters and medical devices where infrequent but critical writes occur over decades of service life. The 24AA128-I/MS achieves this via optimized oxide thickness and charge-trapping mechanisms.
Is the 24AA128-I/MS qualified for automotive applications?
Yes, the 24AA128-I/MS is AEC-Q100 qualified (Grade 2: –40°C to +105°C), making it suitable for automotive body electronics including seat memory, lighting control, and door modules. Its qualification covers stress testing for temperature cycling, humidity, ESD, and mechanical shock - confirming robustness in vehicular environments. The 24AA128-I/MS meets these requirements while retaining full industrial temperature grade (–40°C to +85°C) compatibility.
24AA128-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
24AA128-I/MS FAQ
1.How can I place an order for 24AA128-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA128-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA128-I/MS reliable?
The price and inventory of 24AA128-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA128-I/MS is usually 5 days.
3.What payment methods are accepted for 24AA128-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA128-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA128-I/MS?
24AA128-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA128-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA128-I/MS?
For technical support, including 24AA128-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA128-I/MS requirements.
6.How does Aetrix verify that 24AA128-I/MS is sourced from the original manufacturer or authorized distributors?
All 24AA128-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA128-I/MS meets industry standards.
7.What is the process for return or replacement of 24AA128-I/MS?
All 24AA128-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 24AA128-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA128-I/MS part is unused and in its original packaging.
Return procedure for 24AA128-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA128-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

