Microchip Technology 24AA128-I/SN
- Part No.:
- 24AA128-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24AA128-I/SN.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:6,506
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA128-I/SN from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 1.7V–5.5V single-supply operation, 400 kHz maximum clock frequency, and industrial temperature range (−40°C to +85°C). It features 64-byte page write buffer, hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity-used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 24AA128-I/SN datasheet, 24AA128-I/SN pinout, 24AA128-I/SN application, or 24AA128-I/SN equivalent, this page delivers verified electrical specs, SOIC-8 package mapping, I²C timing constraints, endurance (1M cycles), and real-world use context for low-voltage, space-constrained designs.
Technical Context
The 24AA128-I/SN implements a two-wire I²C slave interface with fixed 4-bit control code (1010b) and user-configurable A0–A2 address bits enabling up to eight devices on one bus. Its internal architecture includes a 64-byte page latch, HV generator for EEPROM programming, and memory control logic supporting byte/page writes and random/sequential reads across the full 128Kbit address space (0000h–3FFFh).
Write operations are self-timed with 5 ms maximum cycle time; read operations support current-address, random, and sequential modes. The device uses open-drain SDA/SCL with external pull-ups, incorporates slope control to suppress ground bounce, and samples WP at the Stop bit to enable/disable writes-no internal write cycle proceeds if WP = VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8) nonvolatile EEPROM array with 200+ year data retention |
| Supply Voltage | 1.7V–5.5V - enables direct interface with 1.8V, 2.5V, 3.3V, and 5V microcontrollers without level shifters |
| I²C Clock Frequency | Up to 400 kHz - supports standard-mode I²C timing with THIGH ≥ 600 ns and TLOW ≥ 1300 ns at VCC ≥ 2.5V |
| Page Write Buffer | 64 bytes - allows burst writes within a single physical page (00h–3Fh offset), reducing bus overhead vs. byte writes |
| Endurance | 1,000,000 erase/write cycles per page - specified at 25°C/5.5V; wear leveling must be implemented in host firmware |
| Standby Current | ≤1 µA at I-temp - critical for battery-powered systems requiring ultra-low quiescent power during sleep |
| Write Protection | Hardware-enabled via WP pin tied to VCC - blocks all write commands while permitting unlimited reads |
Pinout & Package
24AA128-I/SN is packaged in an 8-lead narrow SOIC (SN) per Microchip drawing C04-057-SN: 3.90 mm body width, 1.27 mm lead pitch, gull-wing leads, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip Address Input | User-configurable LSB of 3-bit slave address; hardwired to VSS/VCC to select one of eight possible I²C addresses (1010xxx0) |
| A1 | Chip Address Input | Middle bit of slave address; determines device selection when multiple 24AA128-I/SN units share the same I²C bus |
| A2 | Chip Address Input | MSB of slave address; enables cascading up to eight devices for 1 Mbit aggregate storage |
| VSS | Ground Reference | Primary return path for all internal circuitry; must be connected to system GND with low-impedance trace |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up (2–10 kΩ); carries address, command, and data; changes only during SCL low |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; rising edge samples SDA, falling edge drives SDA |
| WP | Write-Protect Control | Active-high enable: tied to VCC disables all writes (acknowledges but ignores write commands); tied to VSS enables full read/write access |
| VCC | Power Supply | Single supply input (1.7–5.5V); powers EEPROM core, interface logic, and charge pump; bypass capacitor (0.1 µF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | 5% VCC hysteresis (VHYS ≥ 0.05 VCC) eliminates false triggering from EMI or slow-rising signals in noisy industrial environments |
| Output slope control | Controlled SDA/SCL rise/fall times prevent ground bounce and signal integrity issues on shared PCB traces |
| 100 kHz / 400 kHz compatibility | Guaranteed timing compliance across full VCC range (1.7–5.5V), including 100 kHz mode below 2.5V for ultra-low-power operation |
| ESD protection | >4,000V HBM - protects against handling damage and transient events in assembly and field deployment |
| Factory programming option | Pre-load initial configuration data or security keys during manufacturing, eliminating post-solder programming steps |
Applications
| Industrial Sensor Node | Medical Device Calibration |
|---|---|
|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-end sensors in wireless condition monitoring nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding factory-trimmed calibration constants accessed at boot and updated during field recalibration. Use Value: Enables accurate 16-bit ADC measurements over −40°C to +85°C without external NVRAM; 1 µA standby current extends battery life to >5 years. |
Use Scenario: Retaining patient-specific therapy parameters and usage logs in portable infusion pumps with strict data integrity requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-mandated audit trails and calibrated dose algorithms. Use Value: Hardware WP pin prevents accidental overwrite during runtime; 1M-cycle endurance supports 10+ years of daily log entries. |
| Smart Energy Meter | Automotive Body Control Module |
|
Use Scenario: Saving tariff schedules, metering registers, and firmware update flags in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: I²C-configurable NV storage interfacing directly with 3.3V metrology SoC; survives 10kV surge events per IEC 61000-4-5. Use Value: 200-year data retention ensures lifetime calibration validity; 64-byte page writes reduce I²C transaction count during firmware patching. |
Use Scenario: Holding seat position memory, mirror presets, and lighting profiles in 12V automotive BCMs operating across extended temperature ranges. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM storing user preferences accessible via CAN-to-I²C gateway MCU. Use Value: Industrial-grade 24AA128-I/SN meets automotive reliability standards without requiring higher-cost AEC-Q100 variants (e.g., 24AA128-E/SN). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC128-I/SN | Requires minimum 2.5V VCC; identical pinout, timing, and memory map but lacks 1.7V operation | Not suitable for 1.8V systems; otherwise drop-in for 3.3V/5V designs where ultra-low-voltage operation is unnecessary | Select 24LC128-I/SN only if supply rail stability above 2.5V is guaranteed and cost sensitivity favors legacy part |
| AT24C128-10PU-2.7 | Atmel/Advantra part with 2.7–5.5V range, 400 kHz max, same 8-pin SOIC package but different A0–A2 addressing scheme | Requires firmware address remapping; lower ESD rating (2kV HBM) and no factory programming option | Choose AT24C128-10PU-2.7 only for second-source continuity where Microchip supply is constrained and voltage margin permits |
Compared with 24LC128-I/SN and AT24C128-10PU-2.7, the 24AA128-I/SN uniquely supports 1.7V operation and offers superior ESD robustness (>4kV), making it the optimal choice for battery-powered or mixed-voltage embedded systems demanding broad supply flexibility and field reliability.
Availability
24AA128-I/SN is available at Aetrix Electronics and suitable for industrial sensor nodes, medical device calibration storage, smart energy metering, automotive body control modules, and portable instrumentation requiring stable component supply across extended temperature and voltage ranges.
Supply support for 24AA128-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24AA128-I/SN belongs to Microchip's 24XX128 family of I²C EEPROMs engineered for low-power, high-reliability data logging and configuration storage in space-constrained embedded systems.
FAQ
What is the minimum operating voltage for the 24AA128-I/SN?
The 24AA128-I/SN operates down to 1.7V, enabling direct integration with 1.8V logic families and battery-powered systems where supply voltage may sag below 2.5V. This is a key differentiator from the 24LC128-I/SN, which requires a minimum of 2.5V. At VCC < 2.5V, the 24AA128-I/SN defaults to 100 kHz I²C mode with adjusted timing parameters (e.g., THIGH ≥ 4000 ns).
How does the WP pin function on the 24AA128-I/SN?
The WP (Write-Protect) pin on the 24AA128-I/SN is sampled at the Stop bit of each I²C write command. When tied to VCC, it disables all write operations-including byte, page, and erase-while permitting unlimited reads. The device acknowledges write commands but performs no internal programming. This hardware-level protection prevents accidental or malicious corruption of stored calibration data or firmware parameters.
Can the 24AA128-I/SN be used in AEC-Q100 automotive applications?
The 24AA128-I/SN itself is not AEC-Q100 qualified; however, its industrial temperature grade (−40°C to +85°C) and robust construction make it widely deployed in non-safety-critical automotive subsystems like body control modules and infotainment settings storage. For AEC-Q100–required applications, Microchip offers the 24AA128-E/SN variant, which undergoes additional qualification testing per AEC-Q100 Rev G.
What is the maximum number of 24AA128-I/SN devices that can share one I²C bus?
Up to eight 24AA128-I/SN devices can be cascaded on a single I²C bus using unique combinations of A0, A1, and A2 address pins (1010xxx0 slave address format). Each device must have a distinct 3-bit chip address; all three pins must be hardwired to either VSS or VCC-floating connections are not permitted and will cause bus contention or unpredictable selection.
Does the 24AA128-I/SN support sequential reads across the full 128Kbit memory space?
Yes, the 24AA128-I/SN supports true sequential reads across the entire 0000h–3FFFh address range. After issuing a Start condition and control byte with R/W = 1, the device transmits data starting at the current address pointer and auto-increments after each byte. Upon reaching address 3FFFh, the pointer rolls over to 0000h, enabling continuous streaming without host-side address management.
24AA128-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24AA128-I/SN FAQ
1.How can I place an order for 24AA128-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA128-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA128-I/SN reliable?
The price and inventory of 24AA128-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA128-I/SN is usually 5 days.
3.What payment methods are accepted for 24AA128-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA128-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA128-I/SN?
24AA128-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA128-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA128-I/SN?
For technical support, including 24AA128-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA128-I/SN requirements.
6.How does Aetrix verify that 24AA128-I/SN is sourced from the original manufacturer or authorized distributors?
All 24AA128-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA128-I/SN meets industry standards.
7.What is the process for return or replacement of 24AA128-I/SN?
All 24AA128-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24AA128-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA128-I/SN part is unused and in its original packaging.
Return procedure for 24AA128-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA128-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
