Microchip Technology 24AA128T-I/MNY
- Part No.:
- 24AA128T-I/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
24AA128T-I/MNY.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:40,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA128T-I/MNY from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 1.7V–5.5V single-supply operation, 400 kHz max clock frequency, and industrial temperature range (–40°C to +85°C). It features 64-byte page write buffer, hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity - deployed in embedded sensor calibration storage and industrial control configuration memory.
For engineers reviewing the 24AA128T-I/MNY datasheet, 24AA128T-I/MNY pinout, 24AA128T-I/MNY application, or 24AA128T-I/MNY equivalent, this page delivers verified package mapping (8-lead TDFN), exact I²C timing compliance (400 kHz @ VCC ≥ 2.5V), endurance (1M cycles), data retention (>200 years), and validated alternative part selection guidance.
Technical Context
The 24AA128T-I/MNY implements a two-wire I²C slave interface with fixed 4-bit control code (1010b) and user-configurable 3-bit chip address (A2–A0), enabling up to eight devices on one bus. Its internal architecture includes a 64-byte page latch, HV generator for EEPROM programming, and address pointer logic supporting random, current-address, and sequential reads across the full 128Kbit array.
Write operations are self-timed with maximum 5 ms byte/page cycle time; acknowledge polling is supported to detect completion. The device uses open-drain SDA/SCL with external pull-ups and incorporates slope control and Schmitt-trigger inputs to suppress ground bounce and noise spikes - critical for reliable operation in electrically noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8) nonvolatile EEPROM array |
| VCC range | 1.7V–5.5V - enables direct interface with 1.8V/3.3V/5V microcontrollers without level shifters |
| Max I²C clock | 400 kHz at VCC ≥ 2.5V - supports high-throughput configuration updates in real-time systems |
| Page write buffer | 64 bytes - reduces write transaction count by up to 64× vs. byte-write mode |
| Endurance | 1,000,000 erase/write cycles per page - ensures >10-year field life in logging applications |
| Data retention | >200 years at +85°C - guarantees long-term integrity of factory calibration data |
| Standby current | 1 µA max (I-temp) - minimizes power draw in battery-backed or energy-harvesting nodes |
Pinout & Package
24AA128T-I/MNY is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with exposed pad, measuring 2 mm × 3 mm × 0.75 mm (MSL3, reflow compatible). Pin 1 is marked by chamfered corner; exposed pad may be connected to VSS or left floating per design requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip select input | User-configurable LSB of 3-bit slave address; hardwired to VSS/VCC to enable multi-device bus addressing |
| A1 | Chip select input | Middle bit of slave address; determines unique I²C address among up to eight devices on same bus |
| A2 | Chip select input | MSB of slave address; sets top address bit (A16) when cascading multiple devices for extended memory space |
| VSS | Ground reference | Return path for all internal circuitry and I/O; must be low-impedance connection to system GND plane |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up; carries address/data and ACK/NACK signals |
| SCL | Serial clock input | Master-generated clock synchronizing all I²C transfers; edge-sensitive timing governs setup/hold windows |
| WP | Hardware write-protect | Active-high input disabling all writes when tied to VCC; sampled only at Stop condition edge |
| VCC | Power supply | Single 1.7–5.5V supply powering EEPROM core, interface logic, and charge pump; decoupling required |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.7V - supports direct integration with ultra-low-power MCUs and battery-powered sensors |
| I²C compatibility | Fully compliant with standard-mode (100 kHz) and fast-mode (400 kHz) I²C protocol - interoperable with legacy and modern controllers |
| Noise-immune interface | Schmitt-trigger inputs + output slope control eliminate ground bounce and reject >50 ns spikes - improves reliability in motor-drive or switching PSU environments |
| Page write capability | 64-byte buffer enables burst writes without host intervention - cuts firmware overhead and bus occupancy by >98% vs. byte-wise writes |
| Hardware write protection | WP pin disables all writes while preserving read access - prevents accidental corruption during firmware updates or brown-out conditions |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and linearization tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding calibration constants accessed at power-on reset and updated only during maintenance mode. Use Value: Enables plug-and-play sensor replacement with zero recalibration; leverages 200-year data retention to guarantee accuracy over equipment lifetime. |
Use Scenario: Retaining user-defined therapy parameters, device ID, and audit logs in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store interfaced via isolated I²C to main MCU; WP pin locked during normal operation. Use Value: Meets IEC 62304 Class B software safety requirements via hardware write-lock and 1M-cycle endurance for frequent log updates. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in AEC-Q100 qualified BCMs. IC Role / Device Role / Timing Role: I²C slave storing user preferences with guaranteed operation across –40°C to +85°C ambient and 12V battery supply variations. Use Value: Qualified to AEC-Q100 Grade 2; 1.7V min VCC allows retention of settings during cold-crank voltage sag below 2.5V. |
Use Scenario: Holding tariff schedules, meter ID, CT ratio, and communication credentials in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-evident configuration store with WP pin tied to secure MCU GPIO; accessed only during authenticated firmware update sessions. Use Value: 4 kV ESD rating and >200-year retention ensure regulatory compliance and field longevity under utility-grade environmental stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC128-I/MNY | Requires minimum 2.5V VCC; identical 400 kHz speed and 64-byte page buffer | Not suitable for 1.8V systems; otherwise drop-in for legacy 3.3V/5V designs | Select when operating exclusively above 2.5V and cost sensitivity outweighs low-voltage flexibility |
| AT24C128-10PU-2.7 | 100 kHz max clock only; 2.7–5.5V VCC range; no AEC-Q100 qualification | Lacks automotive qualification and fast-mode I²C support; lower endurance (100k cycles) | Acceptable for cost-driven consumer products where 100 kHz bandwidth and non-automotive temp range suffice |
Compared with 24LC128-I/MNY and AT24C128-10PU-2.7, the 24AA128T-I/MNY uniquely supports 1.7V operation and AEC-Q100 qualification while maintaining 400 kHz speed - making it the only choice for automotive and ultra-low-power industrial designs requiring full feature parity.
Availability
24AA128T-I/MNY is available at Aetrix Electronics and suitable for industrial sensor calibration storage, medical device configuration memory, and automotive body control modules requiring stable component supply, long-term obsolescence planning, and RoHS-compliant sourcing.
Supply support for 24AA128T-I/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24AA128T-I/MNY belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered specifically for robust, low-power, and long-life nonvolatile data storage in automotive, industrial, and medical applications demanding AEC-Q100 qualification and extended voltage range.
FAQ
What is the minimum operating voltage for the 24AA128T-I/MNY?
The 24AA128T-I/MNY operates down to 1.7V, enabling direct interface with 1.8V logic families and battery-powered systems experiencing brown-out conditions. This is confirmed in the Device Selection Table and Electrical Characteristics section of DS20001191T, where VCC range is explicitly specified as 1.7V–5.5V for the 24AA128 variant. Operation below 1.7V is not guaranteed.
Does the 24AA128T-I/MNY support 1 MHz I²C clock speed?
No, the 24AA128T-I/MNY supports up to 400 kHz I²C clock frequency at VCC ≥ 2.5V and 100 kHz below 2.5V. The 1 MHz capability is exclusive to the 24FC128 variant per the Device Selection Table. Attempting 1 MHz operation on the 24AA128T-I/MNY will violate AC timing specifications and result in communication failure.
How many devices can be connected on the same I²C bus using the 24AA128T-I/MNY?
Up to eight 24AA128T-I/MNY devices can share one I²C bus using unique combinations of A0, A1, and A2 pins (3-bit chip address). Each device must have a distinct A2:A1:A0 state (e.g., 000, 001, ..., 111). The TDFN package used in 24AA128T-I/MNY fully supports all three address pins - unlike MSOP variants where A0/A1 are NC.
What is the function of the WP pin on the 24AA128T-I/MNY?
The WP (Write-Protect) pin on the 24AA128T-I/MNY disables all write operations when held high (tied to VCC), while allowing unrestricted read access. It is sampled only at the Stop condition edge of each write command, ensuring protection remains active even if WP toggles mid-transfer. This provides hardware-level safeguard against accidental firmware or configuration corruption.
Is the 24AA128T-I/MNY AEC-Q100 qualified?
Yes, the 24AA128T-I/MNY is AEC-Q100 qualified for automotive applications. The "I" in the part number denotes Industrial temperature grade (–40°C to +85°C), and the datasheet explicitly states "Automotive AEC-Q100 Qualified" under Features. This qualification covers stress testing for temperature cycling, humidity, and electrical robustness required for under-hood and cabin electronics.
24AA128T-I/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
24AA128T-I/MNY FAQ
1.How can I place an order for 24AA128T-I/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA128T-I/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA128T-I/MNY reliable?
The price and inventory of 24AA128T-I/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA128T-I/MNY is usually 5 days.
3.What payment methods are accepted for 24AA128T-I/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA128T-I/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA128T-I/MNY?
24AA128T-I/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA128T-I/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA128T-I/MNY?
For technical support, including 24AA128T-I/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA128T-I/MNY requirements.
6.How does Aetrix verify that 24AA128T-I/MNY is sourced from the original manufacturer or authorized distributors?
All 24AA128T-I/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA128T-I/MNY meets industry standards.
7.What is the process for return or replacement of 24AA128T-I/MNY?
All 24AA128T-I/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 24AA128T-I/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA128T-I/MNY part is unused and in its original packaging.
Return procedure for 24AA128T-I/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA128T-I/MNY Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

