My Inquiry
My Account
Microchip Technology 24AA128T-I/SM
- Part No.:
- 24AA128T-I/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
24AA128T-I/SM.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIJ
- Quantity:
- Payment:
- Shipping:
Inventory:2,059
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA128T-I/SM from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 1.7V–5.5V single-supply operation, 400 kHz maximum clock frequency, and industrial temperature range (−40°C to +85°C). It features 64-byte page write buffer, hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity-used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 24AA128T-I/SM datasheet, 24AA128T-I/SM pinout, 24AA128T-I/SM application, or 24AA128T-I/SM equivalent, key selection criteria include low-voltage operation down to 1.7V, 1 µA standby current, cascading support for up to eight devices on one I²C bus, and AEC-Q100-qualified variants for automotive subsystems.
Technical Context
The 24AA128T-I/SM implements a two-wire I²C interface with slave addressing using three configurable chip-select pins (A0–A2), enabling up to eight devices on a shared bus. Its internal architecture includes a 64-byte page latch, HV generator for EEPROM programming, and memory control logic supporting byte and page writes with self-timed erase/write cycles.
It supports standard-mode (100 kHz) and fast-mode (400 kHz) I²C timing, with Schmitt-trigger inputs on SDA/SCL and slope-controlled outputs to suppress ground bounce. Write protection is implemented via dedicated WP pin sampled at Stop condition, and acknowledge polling enables precise write-cycle completion detection without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8 bits) - provides sufficient nonvolatile storage for boot parameters, device IDs, and calibration coefficients in space-constrained designs. |
| VCC operating range | 1.7V to 5.5V - enables direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers without level-shifting. |
| Max I²C clock frequency | 400 kHz (at VCC ≥ 2.5V) - delivers ~40 KB/s effective write throughput in page mode, balancing speed and noise immunity. |
| Page write buffer | 64 bytes - reduces I²C transaction overhead by allowing burst writes within a single page boundary (0x0000–0x003F, etc.). |
| Write endurance | 1,000,000 cycles - ensures reliable field updates over product lifetime in applications like metering or industrial logging. |
| Data retention | 200 years at +85°C - guarantees long-term integrity of stored configuration data without refresh. |
| Standby current | 1 µA max (I-temp) - minimizes power draw in battery-backed or energy-harvesting systems during idle periods. |
Pinout & Package
24AA128T-I/SM is packaged in an 8-lead SOIC (SN) with 3.90 mm body width, RoHS-compliant matte tin plating, and JEDEC-standard footprint. Pin 1 is marked with a beveled corner or dot; package meets IPC/JEDEC MS-012AA standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | Configures LSB of 7-bit slave address (1010xxx); tied high/low to select among up to eight devices on same I²C bus. |
| A1 | Chip address input | Configures middle bit of slave address; required for multi-device addressing; not connected in MSOP variant (not applicable here). |
| A2 | Chip address input | Configures MSB of slave address; enables full 3-bit address decoding for 8-device cascading. |
| VSS | Ground reference | Return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up; carries address, command, and data; supports ACK/NACK signaling. |
| SCL | Serial clock input | Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input rejects noise on rising/falling edges. |
| WP | Hardware write-protect | Active-high pin disabling all write operations when driven to VCC; sampled only at Stop condition edge. |
| VCC | Power supply | Single 1.7–5.5V supply powering EEPROM array, interface logic, and charge pump; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.7V - supports direct integration into ultra-low-power 1.8V MCU systems without voltage translation. |
| Noise-immune interface | Schmitt-trigger inputs + output slope control - eliminates false Start/Stop detection and ground bounce in noisy industrial environments. |
| Page write efficiency | 64-byte buffer with automatic address increment - reduces I²C bus occupancy by >90% vs. byte-write for block updates. |
| Hardware write protection | Dedicated WP pin sampled at Stop condition - prevents accidental overwrites during power transients or firmware glitches. |
| High reliability | 1M write cycles + 200-year data retention - validated for mission-critical storage in automotive, medical, and industrial control systems. |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain values and real-time compensation coefficients for MEMS pressure sensors in wireless IoT nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-up and during field recalibration via I²C; no timing-critical dependency. Use Value: Enables plug-and-play sensor replacement with zero manual calibration; 1.7V operation allows direct use with energy-harvesting PMUs. |
Use Scenario: Retaining seat position memory, mirror angle settings, and lighting preferences across ignition cycles in vehicle door modules. IC Role / Device Role / Timing Role: AEC-Q100-qualified EEPROM providing persistent user preference storage; accessed asynchronously during wake-up sequences. Use Value: Meets automotive reliability requirements with 1M endurance and −40°C to +85°C operation; WP pin prevents corruption during ECU reset events. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Logging dose history, alarm thresholds, and maintenance intervals in Class II medical devices requiring regulatory traceability. IC Role / Device Role / Timing Role: Secure audit trail storage with write-protection enabled during normal operation; accessed only during service mode. Use Value: Supports FDA 21 CFR Part 11 compliance via hardware-enforced write lock; 200-year retention ensures lifetime data integrity. |
Use Scenario: Storing tariff schedules, billing registers, and tamper-event logs in ANSI C12.20-certified electricity meters. IC Role / Device Role / Timing Role: High-endurance nonvolatile memory for daily usage counters and firmware update staging; operates from 3.3V rail. Use Value: 1M cycle endurance withstands frequent interval-data writes; 400 kHz I²C enables rapid register dumps during communication windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC128-I/SM | Requires minimum 2.5V VCC; identical pinout, timing, and memory map. | Not suitable for 1.8V systems; otherwise drop-in in 3.3V/5V industrial designs. | Select when supply voltage is guaranteed ≥2.5V and cost sensitivity favors legacy qualification. |
| AT24C128-10PU-2.7 | 100 kHz max clock (standard mode only); 2.7–5.5V VCC range; different write-cycle timing. | Limited to slower I²C buses; lacks 1.7V support and AEC-Q100 qualification. | Choose for cost-sensitive consumer applications where 400 kHz speed and ultra-low-voltage operation are unnecessary. |
Compared with 24LC128-I/SM and AT24C128-10PU-2.7, the 24AA128T-I/SM uniquely supports 1.7V operation and industrial temperature range in the same SOIC-8 package, making it the only option for battery-powered or wide-temperature embedded systems requiring fast-mode I²C and high endurance.
Availability
24AA128T-I/SM is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for 24AA128T-I/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24AA128T-I/SM belongs to Microchip's 24XX128 family of I²C EEPROMs, designed specifically for robust, low-power nonvolatile data storage in automotive, industrial, and medical applications demanding extended temperature operation and high reliability.
FAQ
What is the minimum supply voltage required for reliable operation of the 24AA128T-I/SM?
The 24AA128T-I/SM operates reliably down to 1.7V across its full industrial temperature range (−40°C to +85°C). This enables direct interfacing with 1.8V microcontrollers and ultra-low-power systems without level shifters. Below 1.7V, read/write functionality is not guaranteed per datasheet DS20001191T.
Does the 24AA128T-I/SM support 1 MHz I²C communication?
No, the 24AA128T-I/SM supports up to 400 kHz I²C clock frequency at VCC ≥ 2.5V. The 1 MHz capability is exclusive to the 24FC128 variant. Attempting 1 MHz operation on the 24AA128T-I/SM will result in timing violations and communication failure.
How does the WP pin function on the 24AA128T-I/SM, and when is it sampled?
The WP pin on the 24AA128T-I/SM is sampled only at the Stop condition of each write command. When tied to VCC, it disables all write operations (byte/page) while permitting reads. Toggling WP during a write cycle has no effect-the state at Stop determines protection behavior for that command.
Can multiple 24AA128T-I/SM devices share the same I²C bus, and how many?
Yes, up to eight 24AA128T-I/SM devices can share one I²C bus using unique combinations of A0, A1, and A2 pins. Each device responds only to its assigned 7-bit slave address (1010xxx), enabling scalable memory expansion up to 1 Mbit total address space without additional address decoding logic.
What is the page write boundary for the 24AA128T-I/SM, and why does it matter?
The 24AA128T-I/SM has a 64-byte page boundary (e.g., 0x0000–0x003F, 0x0040–0x007F). Page writes crossing these boundaries wrap around within the same page instead of advancing to the next. Software must align multi-byte writes to avoid unintended data overwrite-critical for firmware update staging and configuration block writes.
24AA128T-I/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
24AA128T-I/SM FAQ
1.How can I place an order for 24AA128T-I/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA128T-I/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA128T-I/SM reliable?
The price and inventory of 24AA128T-I/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA128T-I/SM is usually 5 days.
3.What payment methods are accepted for 24AA128T-I/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA128T-I/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA128T-I/SM?
24AA128T-I/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA128T-I/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA128T-I/SM?
For technical support, including 24AA128T-I/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA128T-I/SM requirements.
6.How does Aetrix verify that 24AA128T-I/SM is sourced from the original manufacturer or authorized distributors?
All 24AA128T-I/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA128T-I/SM meets industry standards.
7.What is the process for return or replacement of 24AA128T-I/SM?
All 24AA128T-I/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24AA128T-I/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA128T-I/SM part is unused and in its original packaging.
Return procedure for 24AA128T-I/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA128T-I/SM Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
