My Inquiry
My Account
Microchip Technology 24AA128T-I/SN
- Part No.:
- 24AA128T-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24AA128T-I/SN.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:29,160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA128T-I/SN from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 1.7V–5.5V single-supply operation, 400 kHz maximum clock frequency, and industrial temperature range (−40°C to +85°C). It features 64-byte page write buffer, hardware write-protect (WP), Schmitt-trigger inputs, and >1 million erase/write cycles - deployed in embedded system configuration storage, sensor calibration data retention, and power-meter firmware parameter backup.
For engineers reviewing the 24AA128T-I/SN datasheet, 24AA128T-I/SN pinout, 24AA128T-I/SN application, or 24AA128T-I/SN equivalent, this page delivers verified electrical specs, SOIC-8 package mapping, I²C timing constraints at 1.7V–5.5V, endurance and data retention metrics, and two validated alternative parts for low-voltage EEPROM selection.
Technical Context
The 24AA128T-I/SN implements a two-wire I²C slave interface with fixed 4-bit control code (1010b) and user-configurable A2/A1/A0 address bits enabling up to eight devices on one bus. Its internal architecture includes a 64-byte page latch, HV generator for EEPROM programming, and memory control logic supporting byte/page writes and current/random/sequential reads.
Write protection is enforced via dedicated WP pin sampled at Stop condition; Schmitt-trigger inputs on SDA/SCL suppress noise; output slope control minimizes ground bounce. The device uses self-timed erase/write cycles with 5 ms maximum page write time and supports acknowledge polling to detect write completion without fixed delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8) - provides sufficient nonvolatile storage for boot configuration, calibration coefficients, and event logs in space-constrained designs. |
| VCC operating range | 1.7V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level-shifting. |
| Max I²C clock frequency | 400 kHz at VCC ≥ 2.5V; 100 kHz at VCC < 2.5V - defines achievable write throughput and bus arbitration timing margins. |
| Page write buffer | 64 bytes - reduces total write cycles needed for block updates and improves effective endurance by limiting per-page wear. |
| Endurance & retention | 1,000,000 write cycles; >200 years data retention - ensures long-term reliability in infrequently updated but mission-critical storage applications. |
| Standby current | 1 µA max (I-temp) - critical for battery-powered devices requiring ultra-low quiescent power during sleep modes. |
| Write current | 3 mA max - determines peak supply rail demand during active programming and influences decoupling capacitor sizing. |
Pinout & Package
24AA128T-I/SN is packaged in an 8-lead narrow SOIC (SN) per Microchip drawing C04-057-SN: 3.90 mm body width, 1.27 mm lead pitch, 1.75 mm max height. Pin 1 is marked with a beveled corner or dot; pin numbering follows standard SOIC convention (counterclockwise from pin 1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | LSB of 3-bit slave address; hardwired to VSS or VCC to configure device address (000–111) for multi-device I²C bus sharing. |
| A1 | Chip address input | Middle bit of slave address; sets unique I²C address alongside A0 and A2 to support up to eight parallel EEPROMs. |
| A2 | Chip address input | MSB of slave address; enables full 3-bit addressing; required for contiguous 1 Mbit expansion across multiple devices. |
| VSS | Ground reference | Return path for all internal circuitry and I/O; must be connected to system GND with low-impedance trace. |
| SDA | Serial data I/O | Open-drain bidirectional bus line; requires external pull-up resistor (2 kΩ typical for 400 kHz); carries address, data, and ACK/NACK signals. |
| SCL | Serial clock input | Master-generated clock signal synchronizing all I²C transfers; Schmitt-trigger input ensures noise immunity on rising/falling edges. |
| WP | Hardware write-protect | Active-high enable: tied to VCC blocks all writes (read-only mode); tied to VSS enables full read/write access. |
| VCC | Power supply | Primary voltage source (1.7–5.5V); powers EEPROM array, logic, and I/O; requires local 0.1 µF ceramic decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| I²C compatibility | Fully compliant with Philips I²C-bus specification, supporting standard-mode (100 kHz) and fast-mode (400 kHz) timing at 1.7V–5.5V. |
| Low-voltage operation | Functional down to 1.7V VCC - enables direct integration with 1.8V logic families and extends battery life in portable systems. |
| Noise-immune interface | Schmitt-trigger inputs on SDA/SCL and 50 ns input spike suppression eliminate false triggering from EMI or crosstalk. |
| Page write efficiency | 64-byte buffer allows burst writes within single I²C transaction - reduces bus occupancy and host CPU overhead vs. byte-by-byte writes. |
| Data integrity assurance | Hardware WP pin provides tamper-resistant write disable; ESD protection >4 kV ensures robustness in handling and assembly environments. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff tables, meter calibration constants, and firmware update metadata across power cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 200-year data retention and 1M-cycle endurance under infrequent field updates. Use Value: Eliminates need for battery-backed SRAM; withstands repeated firmware upgrades without degradation over 15+ year product lifetime. |
Use Scenario: Retaining I/O mapping, PID tuning parameters, and safety logic settings after factory commissioning. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced to ARM Cortex-M MCU via I²C; operates reliably from −40°C to +85°C. Use Value: Enables zero-touch reconfiguration after power loss; WP pin prevents accidental parameter corruption during maintenance. |
| Medical Sensor Calibration | Automotive Body Control Module |
Use Scenario: Holding factory-trimmed offset/gain coefficients for analog front-end sensors in portable diagnostic devices. IC Role / Device Role / Timing Role: Low-power (1 µA standby) serial EEPROM accessed during sensor initialization sequence. Use Value: Maintains calibration accuracy across 10,000+ patient measurements; 1.7V operation supports coin-cell backup during main power failure. |
Use Scenario: Storing seat position memory, mirror angle presets, and lighting profiles in automotive interior modules. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM (24AA128 variant family) used with CAN-connected microcontroller. Use Value: Survives automotive thermal cycling and vibration; page write capability enables fast recall of multi-parameter user profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC128-I/SN | Requires minimum 2.5V VCC; same 400 kHz max clock, 64-byte page, and SOIC-8 package. | Not suitable for 1.8V systems; otherwise identical functional behavior and pinout. | Select when design operates strictly at 2.5–5.5V and cost optimization is prioritized over ultra-low-voltage support. |
| AT24C128-10PU-2.7 | 100 kHz max clock at 2.7V; 1 µA standby; same 128 Kbit density and SOIC-8 footprint. | Limited to 2.7–5.5V operation; slower I²C speed restricts high-throughput logging use cases. | Choose for legacy 3.3V/5V systems where Microchip sourcing is constrained and 100 kHz bus rate suffices. |
Compared with 24AA128T-I/SN, 24LC128-I/SN lacks 1.7V operation but shares identical timing and packaging, while AT24C128-10PU-2.7 trades speed for broader vendor availability at higher voltage thresholds - making 24AA128T-I/SN optimal for new 1.8V designs demanding fast, low-power, industrial-grade EEPROM.
Availability
24AA128T-I/SN is available at Aetrix Electronics and suitable for smart metering, industrial PLC configuration, medical sensor calibration, and automotive body control module applications requiring stable component supply across extended product lifecycles.
Supply support for 24AA128T-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24AA128T-I/SN belongs to Microchip's 24XX128 family of I²C serial EEPROMs, engineered for low-power, wide-voltage-range nonvolatile data storage in embedded systems where reliability, longevity, and interoperability with diverse host controllers are essential.
FAQ
What is the minimum operating voltage for the 24AA128T-I/SN?
The 24AA128T-I/SN operates down to 1.7V, enabling direct interface with 1.8V microcontrollers and extending battery runtime in portable devices. This is a key differentiator from the 24LC128 variant, which requires a minimum of 2.5V. The 24AA128T-I/SN maintains full 400 kHz I²C functionality above 2.5V and degrades gracefully to 100 kHz below that threshold.
Does the 24AA128T-I/SN support page write operations, and what is the buffer size?
Yes, the 24AA128T-I/SN supports page write operations with a 64-byte internal buffer. This allows up to 64 bytes to be written in a single I²C transaction, significantly reducing bus overhead compared to byte-wise writes. Page boundaries align to 64-byte intervals (0x0000–0x003F, 0x0040–0x007F, etc.), and crossing boundaries causes wraparound within the current page.
How does the Write-Protect (WP) pin function on the 24AA128T-I/SN?
The WP pin on the 24AA128T-I/SN is sampled at the Stop condition of each write command. When tied to VCC, it disables all write operations (including byte and page writes) while permitting unrestricted reads. When tied to VSS, full read/write access is enabled. WP has no effect on read cycles or address pointer behavior.
What is the endurance rating and data retention specification for the 24AA128T-I/SN?
The 24AA128T-I/SN is rated for more than 1,000,000 erase/write cycles and guarantees data retention exceeding 200 years at +85°C ambient. These values are measured per page under specified conditions (25°C, 5.5V, page-mode writes) and reflect actual characterization data - not extrapolated estimates - ensuring predictable lifetime in field-deployed equipment.
Is the 24AA128T-I/SN pin-compatible with other 8-lead SOIC EEPROMs like the 24LC128-I/SN?
Yes, the 24AA128T-I/SN is pin-compatible with the 24LC128-I/SN and other members of the 24XX128 family in SOIC-8 (SN) packaging. All share identical pinout (A0–A2, VSS, SDA, SCL, WP, VCC), electrical interface, and command protocol. The primary distinction lies in voltage range: 24AA128T-I/SN supports 1.7V–5.5V, whereas 24LC128-I/SN requires ≥2.5V.
24AA128T-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24AA128T-I/SN FAQ
1.How can I place an order for 24AA128T-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA128T-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA128T-I/SN reliable?
The price and inventory of 24AA128T-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA128T-I/SN is usually 5 days.
3.What payment methods are accepted for 24AA128T-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA128T-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA128T-I/SN?
24AA128T-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA128T-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA128T-I/SN?
For technical support, including 24AA128T-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA128T-I/SN requirements.
6.How does Aetrix verify that 24AA128T-I/SN is sourced from the original manufacturer or authorized distributors?
All 24AA128T-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA128T-I/SN meets industry standards.
7.What is the process for return or replacement of 24AA128T-I/SN?
All 24AA128T-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24AA128T-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA128T-I/SN part is unused and in its original packaging.
Return procedure for 24AA128T-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA128T-I/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
