Microchip Technology 24AA256UID-I/P
- Part No.:
- 24AA256UID-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24AA256UID-I/P.pdf
- Description:
- IC EEPROM 256KBIT I2C 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24AA256UID-I/P from Microchip Technology Inc. is a 256 Kbit I²C serial EEPROM with factory-programmed EUI-48™ and EUI-64™ node addresses, a unique 32-bit serial number, 1.7V–5.5V single-supply operation, 64-byte page write buffer, and industrial temperature range (−40°C to +85°C). It serves as a secure identity and configuration storage device in networked embedded systems requiring guaranteed uniqueness and tamper-resistant identification.
For engineers reviewing the 24AA256UID-I/P datasheet, 24AA256UID-I/P pinout, 24AA256UID-I/P application, or 24AA256UID-I/P equivalent, this device delivers deterministic node addressing, permanent UID storage in write-protected memory, low-power I²C interface compatibility up to 400 kHz, Schmitt-trigger noise immunity, and cascading support for up to eight devices on one bus.
Technical Context
The 24AA256UID-I/P implements a standard two-wire I²C slave interface with fixed 7-bit address prefix '1010', user-configurable A0–A2 chip select bits enabling up to eight devices per bus, and automatic address pointer incrementing during sequential reads. Its internal architecture includes a 64-byte page latch, dedicated HV generator for EEPROM programming, and permanently write-protected upper 1/8th memory region (0x7000–0x7FFF) housing identifiers.
It supports three read modes-current address, random, and sequential-and two write modes-byte and page-with self-timed erase/write cycles (≤5 ms), acknowledge polling for cycle completion detection, and built-in slope control on SDA/SCL to suppress ground bounce. All I/O pins feature Schmitt-trigger inputs and ESD protection >4 kV.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 256 Kbit (32K × 8), providing sufficient space for firmware metadata, calibration data, and device identity records |
| Interface | I²C-compatible 2-wire serial bus, supporting standard-mode (100 kHz) and fast-mode (400 kHz) clock rates |
| Supply Voltage | 1.7V to 5.5V, enabling direct integration into battery-powered, low-voltage, and mixed-rail systems without level-shifting |
| Page Write Buffer | 64 bytes, allowing efficient bulk writes while minimizing bus occupancy and host controller overhead |
| Endurance & Retention | 1 million erase/write cycles and >200 years data retention, suitable for long-life industrial deployments |
| Unique ID Storage | Factory-programmed 32-bit serial number at 0x7FFC–0x7FFF, plus EUI-48 (0x7F7A–0x7F7F) and EUI-64 (0x7FB8–0x7FBF), all in permanently write-protected memory |
| Operating Temp. | Industrial grade: −40°C to +85°C, validated across full voltage and timing specifications |
Pinout & Package
24AA256UID-I/P is packaged in an 8-lead PDIP (plastic dual in-line package) with 300-mil body width, RoHS-compliant matte tin lead finish, and standard through-hole mounting. Pin 1 is marked with a notch or dot; pin numbering follows counterclockwise convention from top-left when viewed with marking side up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip Address Input | User-configurable LSB of 3-bit slave address; hardwired to VSS or VCC to select one of eight possible I²C addresses on shared bus |
| A1 | Chip Address Input | Middle bit of slave address; enables multi-device topology without external logic or address jumpers |
| A2 | Chip Address Input | MSB of slave address; combined with A0/A1, defines full 3-bit chip select field in I²C control byte |
| VSS | Ground Reference | Primary return path for all internal circuitry and I/O; must be connected before VCC to ensure proper power-up sequencing |
| SDA | Serial Data Line | Open-drain bidirectional I²C data line requiring external pull-up resistor (2 kΩ for 400 kHz, 10 kΩ for 100 kHz) |
| SCL | Serial Clock Line | Input-only I²C clock line synchronized to master; features Schmitt trigger input for noise immunity and slope control to reduce ground bounce |
| NC | No Connect | Internally unconnected pin; must remain floating-no external connection or PCB trace required |
| VCC | Power Supply | Single supply input accepting 1.7V–5.5V; powers EEPROM core, interface logic, and internal charge pump for write operations |
Key Features
| Feature | Design Value |
|---|---|
| Globally Unique Node Addressing | EUI-48™ and EUI-64™ identifiers preprogrammed at factory, eliminating need for post-manufacture provisioning in MAC-layer or IPv6 autoconfiguration |
| Immutable Identity Storage | 32-bit serial number, manufacturer code (0x29), and device ID (0x48) stored in permanently write-protected upper 1/8th memory (0x7000–0x7FFF) |
| Low-Power Operation | Typical active current of 400 µA at 5.5V/400 kHz and standby current of 100 nA enable use in energy-constrained edge nodes |
| Noise-Robust Interface | Schmitt-trigger inputs on SDA/SCL and controlled output slew rate prevent false Start/Stop detection in electrically noisy environments |
| Cascadable Architecture | Support for up to eight devices on one I²C bus via A0–A2 address selection, simplifying multi-node board-level design |
Applications
| Networked Sensor Node | Industrial PLC Module |
|---|---|
Use Scenario: A wireless temperature sensor node deployed in HVAC monitoring uses IEEE 802.15.4 or LoRaWAN to report data to gateway. IC Role / Device Role / Timing Role: 24AA256UID-I/P stores EUI-64™ for IPv6 address generation, unique serial number for cloud device registration, and calibration coefficients. Use Value: Eliminates manual MAC assignment and ensures zero-touch onboarding; write-protection prevents accidental overwriting of identity data during firmware updates. | Use Scenario: Modular I/O expansion card in programmable logic controller requires persistent identification and channel-specific configuration. IC Role / Device Role / Timing Role: 24AA256UID-I/P holds module type, revision, slot position, and calibrated analog input offsets, accessed at boot by host MCU via I²C. Use Value: Enables hot-swap recognition and automatic parameter loading without operator intervention or external database lookup. |
| Medical Diagnostic Device | Smart Energy Meter |
Use Scenario: Portable ultrasound probe contains multiple replaceable transducer heads, each requiring individual calibration and traceability. IC Role / Device Role / Timing Role: 24AA256UID-I/P stores 32-bit serial number (for FDA UDI compliance), EUI-48™ for Bluetooth pairing, and transducer-specific gain/phase compensation tables. Use Value: Meets regulatory requirements for unique device identification and enables firmware validation against hardware revision prior to activation. | Use Scenario: Two-way communication smart meter uses DLMS/COSEM protocol stack and requires secure, persistent device identity for AMI backend authentication. IC Role / Device Role / Timing Role: 24AA256UID-I/P provides EUI-48™ for IEEE 802.15.4g PHY layer addressing and 32-bit serial number used as seed for AES-128 key derivation. Use Value: Supports cryptographic binding between hardware identity and security keys, preventing cloning or unauthorized firmware replacement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with factory-programmed identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA256-I/P | Lacks factory-programmed EUI-48/EUI-64 and 32-bit UID; identical memory density, interface, and packaging | Requires external provisioning of node addresses and serial numbers during manufacturing test or field commissioning | Select when identity data is managed externally or when cost sensitivity outweighs need for guaranteed uniqueness |
| AT24MAC402-MAHM-T | Microchip-branded but manufactured by Microchip under license; includes MAC address and 128-bit UID; smaller 2-Kbit user memory (vs. 229 Kbit usable in 24AA256UID-I/P) | Optimized for Ethernet MAC storage only; insufficient user memory for extended calibration or firmware metadata storage | Select only for pure MAC-address storage where minimal footprint and lower cost justify reduced memory and no EUI-64 support |
Compared with 24AA256-I/P, the 24AA256UID-I/P adds immutable identity storage without sacrificing memory capacity or interface compatibility; compared with AT24MAC402-MAHM-T, it offers larger user-accessible memory and dual EUI-48/EUI-64 support essential for IPv6 and heterogeneous network stacks.
Availability
24AA256UID-I/P is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, smart metering, and networked sensor applications requiring stable component supply, guaranteed device uniqueness, and long-term data integrity.
Supply support for 24AA256UID-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 24AA256UID-I/P belongs to Microchip's UID-family of serial EEPROMs, designed specifically to simplify device identity management in IoT, industrial, and medical systems by embedding globally unique identifiers directly into nonvolatile memory at wafer-level test.
FAQ
What is the exact memory organization of the 24AA256UID-I/P, and how much user-accessible space is available?
The 24AA256UID-I/P contains 256 Kbit (32,768 × 8) total EEPROM memory. The upper 1/8th (0x7000–0x7FFF = 4,096 bytes) is permanently write-protected and holds factory-programmed identifiers: EUI-48™ (0x7F7A–0x7F7F), EUI-64™ (0x7FB8–0x7FBF), and 32-bit serial number (0x7FFC–0x7FFF). This leaves 229,376 bits (28,672 bytes) from 0x0000–0x6FFF fully writable for application use. The 24AA256UID-I/P datasheet confirms this partitioning in Figure 9-1 and Section 9.0.
Does the 24AA256UID-I/P support both 100 kHz and 400 kHz I²C clock speeds across its full voltage range?
No-the 24AA256UID-I/P supports 400 kHz I²C operation only when VCC ≥ 2.5V; below 2.5V, maximum clock frequency is limited to 100 kHz. This is explicitly specified in Table 1-2 (AC Characteristics) and the Device Selection Table. The 24AA256UID-I/P maintains full functionality-including UID access and page writes-at both speeds, but timing parameters (e.g., THIGH, TLOW, TR/TF) differ per voltage band per DS20005215D-page 3.
How is the factory-programmed 32-bit serial number accessed, and what guarantees its uniqueness?
The 32-bit serial number resides at fixed memory addresses 0x7FFC–0x7FFF and is readable via standard I²C random or sequential read commands. Its uniqueness is guaranteed across all Microchip UID-family EEPROMs (including 24AA02UID, 24AA025UID, etc.) because it is programmed during wafer-level testing using a centralized, monotonically increasing counter. The 24AA256UID-I/P datasheet states this in Section 9.1 and the Features list on page 1.
Can the 24AA256UID-I/P be used in a system with multiple I²C masters, and what arbitration behavior does it exhibit?
The 24AA256UID-I/P operates exclusively as an I²C slave device and does not implement multi-master arbitration logic. It responds only to START conditions and address matches initiated by an external master. In systems with multiple masters, bus arbitration must be handled entirely by the masters per I²C specification; the 24AA256UID-I/P remains transparent during arbitration and will respond only after a winning master asserts control. This behavior is defined in Section 3.0 and Figure 4-1 of the 24AA256UID-I/P datasheet.
What is the purpose of the NC (No Connect) pin on the 24AA256UID-I/P PDIP package, and can it be tied to ground or VCC?
The NC pin (Pin 7 in 8-lead PDIP, SOIC, and TSSOP packages) is internally unconnected and must remain floating-neither grounded nor tied to VCC. Connecting it may cause unpredictable leakage paths or violate absolute maximum ratings. The 24AA256UID-I/P Pin Function Table (Table 2-1, DS20005215D-page 5) explicitly defines Pin 7 as "Not Connected", and the Absolute Maximum Ratings table prohibits any voltage outside −0.6V to VCC+1.0V on this terminal. Leaving it unconnected ensures reliable operation per 24AA256UID-I/P specifications.
24AA256UID-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24AA256UID-I/P FAQ
1.How can I place an order for 24AA256UID-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24AA256UID-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24AA256UID-I/P reliable?
The price and inventory of 24AA256UID-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24AA256UID-I/P is usually 5 days.
3.What payment methods are accepted for 24AA256UID-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24AA256UID-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24AA256UID-I/P?
24AA256UID-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24AA256UID-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24AA256UID-I/P?
For technical support, including 24AA256UID-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24AA256UID-I/P requirements.
6.How does Aetrix verify that 24AA256UID-I/P is sourced from the original manufacturer or authorized distributors?
All 24AA256UID-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24AA256UID-I/P meets industry standards.
7.What is the process for return or replacement of 24AA256UID-I/P?
All 24AA256UID-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 24AA256UID-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24AA256UID-I/P part is unused and in its original packaging.
Return procedure for 24AA256UID-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24AA256UID-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

