My Inquiry
My Account
Microchip Technology 24C65/SM
- Part No.:
- 24C65/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
24C65/SM.pdf
- Description:
- IC EEPROM 64KBIT I2C 8SOIJ
- Quantity:
- Payment:
- Shipping:
Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24C65/SM from Microchip Technology Inc. is a 64K-bit (8K × 8) I²C-compatible serial EEPROM with programmable high-endurance memory blocks, 64-byte input cache, and dual-speed I²C interface (100 kHz at 1.8–4.5V, 400 kHz at 4.5–6.0V). It features 10M write cycles in a user-selectable 4K-bit high-endurance block, 1M cycles in standard array, and operates across industrial (–40°C to +85°C) and automotive (–40°C to +125°C) temperature ranges in SOIJ-8 package.
For engineers reviewing the 24C65/SM datasheet, 24C65/SM pinout, 24C65/SM application, or 24C65/SM equivalent, this page delivers verified electrical specs, I²C timing compliance, endurance partitioning, security configuration behavior, and real-world use cases for firmware storage, calibration data logging, and secure parameter retention in resource-constrained embedded systems.
Technical Context
The 24C65/SM implements a two-wire I²C slave interface with Schmitt-triggered SDA/SCL inputs, programmable address pins (A0–A2), and an internal 64-byte FIFO cache enabling burst writes up to 64 bytes before initiating self-timed erase/write cycles. Its memory map supports contiguous expansion across up to eight devices (512K bits total) via A0–A2 addressing.
It integrates configurable security (0–15 × 4K-block write protection, one-time programmable) and high-endurance block selection (10M cycles, default at 0x1E00–0x1FFF), where endurance setting takes precedence over security boundaries. Power management includes VDD monitoring, automatic standby on bus idle, and <1 μA typical standby current at 5.0V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5V to 6.0V - Ensures compatibility only with 5V systems; not functional below 4.5V. |
| Memory Capacity | 64 Kbit (8K × 8) - Provides 8192 bytes of nonvolatile storage for firmware patches or device-specific configuration. |
| I²C Speed | Up to 400 kHz - Enables fast parameter updates in real-time control loops without CPU polling overhead. |
| Write Endurance | 10M cycles (selectable 4K-block), 1M cycles (remainder) - Supports daily calibration logging for >27 years in high-frequency sensor nodes. |
| Page Size & Cache | 8-byte pages, 64-byte input cache - Allows single-burst loading of full cache before write initiation, reducing bus occupancy by ~8× vs. byte-write. |
| Temperature Range | –40°C to +125°C (Automotive E-grade) - Qualified for under-hood automotive modules and industrial motor drives. |
| Standby Current | 1 μA typical - Enables multi-year battery operation in always-on IoT edge sensors with infrequent writes. |
Pinout & Package
24C65/SM is supplied in an 8-pin SOIJ (Small Outline Integrated Circuit, J-bend) surface-mount package, RoHS-compliant and Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Device Address Inputs | User-configurable chip select bits; define 3 MSBs of slave address (1010xxxA), enabling up to 8 devices on same I²C bus. |
| VSS | Ground Reference | Primary return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up (2 kΩ for 400 kHz); carries address, data, and ACK/NACK signals. |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; Schmitt-triggered for noise immunity on noisy industrial buses. |
| VCC | Power Supply | 4.5–6.0V supply; internal VDD monitor prevents writes during brown-out, eliminating data corruption risk. |
| NC | No Internal Connection | Pin 7 is unconnected internally; must remain floating or tied to VSS/VCC per board layout best practices - no functional role. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable High-Endurance Block | Selectable 4K-bit region rated for 10M write cycles - enables reliable storage of frequently updated calibration coefficients or runtime counters. |
| 64-Byte Input Cache | FIFO buffer accepting up to 64 bytes before write initiation - reduces I²C bus contention and improves throughput in burst-write scenarios. |
| One-Time Programmable Security | Configurable 0–15 × 4K-block write protection - secures boot code or cryptographic keys against accidental or malicious overwrite. |
| Auto-Standby & VDD Monitor | Enters <1 μA standby after Stop condition; disables writes if VCC drops below safe threshold - ensures data integrity during power transitions. |
| 400 kHz Fast-Mode I²C | Compliant with I²C Fast Mode spec (TLOW ≥1300 ns, THIGH ≥600 ns) at 4.5–6.0V - supports high-speed parameter updates in time-critical applications. |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing adaptive fuel trim values and fault-code history that update multiple times per engine cycle. IC Role / Device Role / Timing Role: Nonvolatile parameter register with deterministic 5 ms/page write latency and 10M-cycle endurance block. Use Value: Eliminates need for external FRAM or backup capacitors; sustains >10 years of daily engine starts with zero data loss. |
Use Scenario: Retaining ladder logic configuration, I/O mapping, and calibration offsets across power cycles in modular automation controllers. IC Role / Device Role / Timing Role: Secure, field-updatable configuration vault using programmable 4K-block write protection. Use Value: Prevents unauthorized firmware modification while enabling authorized field technicians to reprogram via I²C interface. |
| Medical Infusion Pump Calibration | Smart Meter Firmware Patch Storage |
Use Scenario: Logging dose accuracy corrections and sensor drift compensation factors during periodic recalibration. IC Role / Device Role / Timing Role: High-reliability data logger with 10M-cycle endurance block mapped to calibration offset registers. Use Value: Guarantees >20 years of recalibration history retention without wear leveling firmware overhead. |
Use Scenario: Storing signed firmware patch binaries prior to secure boot verification and in-field update. IC Role / Device Role / Timing Role: Tamper-resistant code repository leveraging one-time programmable security blocks. Use Value: Enables cryptographically verified over-the-air updates while preventing rollback to vulnerable versions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T (Microchip) | Same 64K-bit capacity, 1.7–5.5V VCC range, but lacks high-endurance block and programmable security; max 1M cycles across entire array. | Lower-cost option for static configuration storage where frequent writes are absent. | Choose when endurance and security features are unnecessary and wider voltage range (1.7V) is required. |
| BR24G64FJ-WE2 (ROHM) | 64K-bit, 1.6–5.5V, supports 1 MHz I²C, but no high-endurance block or programmable security; endurance rated at 4M cycles (typical). | Better suited for high-throughput logging in battery-powered meters with moderate write frequency. | Prefer when faster bus speed (1 MHz) and lower VCC minimum are critical, and advanced EEPROM features are secondary. |
Compared with AT24C64D-SSHM-T and BR24G64FJ-WE2, the 24C65/SM uniquely delivers field-programmable 10M-cycle memory regions and one-time security lock - making it the only choice for safety-critical, high-write-frequency applications requiring guaranteed long-term data integrity without software wear-leveling.
Availability
24C65/SM is available at Aetrix Electronics and suitable for automotive ECU development, industrial PLC configuration storage, medical infusion pump calibration, smart meter firmware patching, and secure IoT device provisioning requiring stable component supply across extended product lifecycles.
Supply support for 24C65/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions for embedded control applications.
The 24C65/SM belongs to Microchip's "Smart Serial EEPROM" product line, designed specifically for systems requiring robust, field-programmable nonvolatile storage with differentiated endurance and security - targeting automotive, industrial, and medical markets where data reliability is mission-critical.
FAQ
What is the minimum operating voltage for the 24C65/SM?
The 24C65/SM requires a minimum VCC of 4.5V and operates up to 6.0V. Unlike the 24AA65 or 24LC65 variants, it is not specified for operation below 4.5V - attempting to power it at 3.3V will result in undefined behavior or failure to respond on the I²C bus. This voltage constraint is explicitly defined in the Device Selection Table on DS21073K-page 1.
Does the 24C65/SM support both 100 kHz and 400 kHz I²C speeds?
The 24C65/SM supports 400 kHz Fast Mode I²C only - its AC characteristics table (DS21073K-page 4) lists timing parameters exclusively for VCC = 4.5–6.0V and FAST Mode (400 kHz). It does not guarantee 100 kHz operation; that speed grade applies only to the 24AA65 (1.8–4.5V) and 24LC65 (2.5–4.5V) variants per the Device Selection Table.
How is the high-endurance block configured in the 24C65/SM?
The high-endurance block in the 24C65/SM is programmed by setting bit 7 (S/HE) of the configuration byte to '0', then specifying the target 4K-block address in upper bits. The default location is 0x1E00–0x1FFF. Once set, the block retains 10M-cycle endurance even if overlapped by security protection - and cannot be reconfigured after security has been enabled with length > 0 (DS21073K-page 9–10).
Can the 24C65/SM be used in automotive applications requiring AEC-Q200 qualification?
The 24C65/SM is offered in Automotive (E) grade with –40°C to +125°C operating temperature and is packaged in RoHS-compliant SOIJ-8. While Microchip does not publish AEC-Q200 test reports for this specific part, its E-grade qualification, built-in VDD monitor, and 125°C thermal rating align with common automotive subsystem requirements such as body control modules and sensor interfaces where full AEC-Q200 may not be mandated.
What happens if more than 64 bytes are written before issuing a Stop condition to the 24C65/SM?
If more than 64 bytes are sent to the 24C65/SM before the Stop condition, the 64-byte input cache wraps around: new data overwrites earlier bytes starting from cache page 0. The device continues accepting data without error indication, but only the final 64 bytes (or fewer, if Stop occurs mid-wrap) are written to EEPROM after the Stop. This behavior is documented in Section 7.1 and Figure 8-2 of DS21073K.
24C65/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 4.5V ~ 6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
24C65/SM FAQ
1.How can I place an order for 24C65/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for 24C65/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24C65/SM reliable?
The price and inventory of 24C65/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24C65/SM is usually 5 days.
3.What payment methods are accepted for 24C65/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24C65/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24C65/SM?
24C65/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24C65/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24C65/SM?
For technical support, including 24C65/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24C65/SM requirements.
6.How does Aetrix verify that 24C65/SM is sourced from the original manufacturer or authorized distributors?
All 24C65/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24C65/SM meets industry standards.
7.What is the process for return or replacement of 24C65/SM?
All 24C65/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24C65/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24C65/SM part is unused and in its original packaging.
Return procedure for 24C65/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24C65/SM Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
