Microchip Technology 24FC04-I/SN
- Part No.:
- 24FC04-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24FC04-I/SN.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,364
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24FC04-I/SN from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, supporting 1 MHz clock frequency at 1.7–5.5 V supply, with 16-byte page write buffer, hardware write-protection via WP pin, and operation across -40°C to +125°C extended temperature range - used for nonvolatile configuration storage in industrial sensor nodes and embedded control modules.
For engineers reviewing the 24FC04-I/SN datasheet, 24FC04-I/SN pinout, 24FC04-I/SN application, or 24FC04-I/SN equivalent, key selection considerations include its 1 MHz I²C speed at low voltage (1.7 V), extended-temp endurance (>1 million cycles), Schmitt-trigger noise immunity, self-timed 5 ms write cycle, and SOIC-8 (SN) package compatibility with legacy board layouts.
Technical Context
The 24FC04-I/SN implements a two-wire I²C interface with open-drain SDA/SCL pins, internal address pointer, and block-select addressing (B0 bit) enabling access to either 256-word memory block. It uses on-chip HV generator for EEPROM programming and includes dedicated write-protect logic tied to the WP pin.
Its timing architecture supports fast-mode Plus (1 MHz) operation down to 1.7 V, with validated AC parameters including 250 ns minimum SCL high time, 500 ns minimum SCL low time, and 450 ns output valid delay - all specified across -40°C to +125°C with VCC = 1.7–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact firmware parameter storage without external address latches |
| Interface | I²C-compatible two-wire bus, compatible with standard microcontroller I²C peripherals and requiring only pull-up resistors (2 kΩ typical for 1 MHz) |
| Max Clock Frequency | 1 MHz at 1.7–5.5 V, doubling throughput vs. 400 kHz devices for rapid configuration loading |
| Page Write Buffer | 16-byte buffer, reducing host I²C transaction count by up to 16× versus byte-write mode |
| Write Cycle Time | 5 ms maximum (self-timed), eliminating need for host polling delay before next command |
| Endurance | 1,000,000 erase/write cycles, supporting daily reconfiguration over >27 years of field operation |
| Data Retention | 200 years at +25°C, ensuring long-term reliability in unpowered storage applications |
Pinout & Package
24FC04-I/SN is supplied in an 8-lead narrow-body SOIC package (SN), measuring 3.90 mm × 4.90 mm × 1.25 mm, with gull-wing leads and JEDEC-standard pinout. Pins A0–A2 are internally unconnected and may be left floating or tied to VSS/VCC without functional impact.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input (NC) | No internal connection; unused for device addressing - simplifies PCB routing and eliminates tie-off requirements |
| A1 | Address Input (NC) | No internal connection; no effect on I²C slave address or memory access - allows shared footprint with pin-compatible variants |
| A2 | Address Input (NC) | No internal connection; enables identical layout reuse across 24AA04/24LC04B/24FC04 families |
| VSS | Ground Reference | Primary return path for I²C signals and internal circuitry; must be low-impedance to ensure noise immunity |
| SDA | Serial Data I/O | Open-drain bidirectional line; requires external pull-up; carries address, data, and ACK/NACK signals per I²C protocol |
| SCL | Serial Clock Input | Master-generated clock synchronizing all data transfers; Schmitt-trigger input suppresses bus noise |
| WP | Write-Protect Control | Logic-high disables all writes (entire 000–1FFh array); logic-low enables full read/write - provides hardware-level security |
| VCC | Power Supply | 1.7–5.5 V operation enables direct interface with 1.8 V, 3.3 V, and 5 V systems without level shifters |
Key Features
| Feature | Design Value |
|---|---|
| 1 MHz I²C Speed at 1.7 V | Enables high-throughput configuration updates in battery-powered or low-voltage industrial sensors without sacrificing supply margin |
| Schmitt Trigger Inputs | Provides 0.05 × VCC hysteresis on SDA/SCL, rejecting >50 ns noise spikes and ensuring robust operation in EMI-heavy environments |
| Hardware Write-Protection | WP pin ties directly to VCC to lock entire memory - prevents accidental firmware corruption during power transients or software faults |
| 16-Byte Page Write Buffer | Reduces required I²C start/stop sequences by factor of 16 per page, lowering bus arbitration overhead and host CPU load |
| Extended Temperature Range | -40°C to +125°C operation qualified per AEC-Q100, supporting deployment in automotive under-hood and industrial motor-control enclosures |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and linearization tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed at power-on reset via I²C; retains values across 10+ year product lifetime. Use Value: Eliminates need for external calibration trimmers or OTP fuses; enables field recalibration via service tool without hardware modification. |
Use Scenario: Holding door-lock actuator profiles, seat-position presets, and mirror-angle mappings in automotive BCMs. IC Role / Device Role / Timing Role: I²C-configurable memory mapped to microcontroller's peripheral bus; accessed during wake-up sequence after sleep mode. Use Value: Supports AEC-Q100 Grade 1 qualification and 125°C ambient operation; WP pin prevents unintended writes during CAN/LIN bus noise events. |
| Smart Energy Meter Firmware Settings | Medical Infusion Pump Parameter Storage |
Use Scenario: Persisting tariff schedules, pulse constants, and communication protocol settings in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Dual-block memory allows atomic update of active/inactive configuration sets using B0 bit selection. Use Value: 200-year data retention ensures compliance with utility meter 20-year field life requirements; 1.7 V operation supports brownout resilience during grid sags. |
Use Scenario: Securing drug library limits, flow-rate safety thresholds, and user-access permissions in Class II medical infusion pumps. IC Role / Device Role / Timing Role: Write-protected memory storing critical safety parameters; WP tied to system enable signal to prevent runtime modification. Use Value: Hardware-enforced write protection meets IEC 62304 SW safety requirement for "prevention of unauthorized changes"; 1 µA standby current extends battery backup duration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/SN | Max clock 400 kHz at 1.7–5.5 V; same 4 Kbit organization, SOIC-8 package, and pinout | Limited to lower-speed I²C buses; suitable where host MCU lacks 1 MHz I²C support or system timing budget is relaxed | Select when cost sensitivity outweighs speed requirement; shares identical footprint and software driver |
| 24LC04B-I/SN | Min VCC = 2.5 V; max clock 400 kHz; rated for -40°C to +125°C but not AEC-Q100 qualified | Not suitable for 1.8 V systems or automotive qualified designs; lower ESD rating (2 kV vs. 4 kV) | Choose for cost-sensitive industrial applications operating strictly above 2.5 V with no automotive qualification needs |
Compared with 24AA04-I/SN and 24LC04B-I/SN, the 24FC04-I/SN uniquely delivers 1 MHz I²C speed at 1.7 V while maintaining AEC-Q100 qualification and 4 kV ESD protection - making it the only option for high-reliability, low-voltage, high-throughput embedded EEPROM use cases.
Availability
24FC04-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, and smart energy meter firmware settings requiring stable component supply, long-lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for 24FC04-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The 24FC04 belongs to Microchip's 24XX04 family of serial EEPROMs, designed specifically for reliable, low-power nonvolatile data storage in space-constrained embedded systems operating across extended industrial and automotive temperature ranges.
FAQ
What is the maximum I²C clock frequency supported by the 24FC04-I/SN?
The 24FC04-I/SN supports up to 1 MHz I²C clock frequency across its full 1.7–5.5 V supply range and -40°C to +125°C temperature range. This is confirmed in Table 1-2 of DS20001708P, where FCLK is specified as 1000 kHz for 1.7V ≤ VCC ≤ 5.5V. The 24FC04-I/SN is the only variant in the 24XX04 family with this 1 MHz capability.
Does the 24FC04-I/SN require external pull-up resistors on SDA and SCL lines?
Yes, the 24FC04-I/SN requires external pull-up resistors on both SDA and SCL lines because these pins are open-drain. Section 2.2 specifies a typical 2 kΩ pull-up for 1 MHz operation. The value must be selected based on bus capacitance and desired rise time - 2 kΩ is recommended for standard 1 MHz I²C buses with ≤ 200 pF total capacitance.
How does the WP pin function on the 24FC04-I/SN?
On the 24FC04-I/SN, the WP pin provides hardware-level write protection: when tied to VCC, all write operations (byte and page) to the entire 000–1FFh memory array are inhibited, while read operations remain fully functional. When tied to VSS, normal read/write access is enabled. This behavior is documented in Section 2.4 and Figure 6-1 of DS20001708P.
What is the page write buffer size of the 24FC04-I/SN?
The 24FC04-I/SN features a 16-byte page write buffer, allowing up to 16 bytes to be loaded into the on-chip latch before initiating the internal write cycle. This is explicitly stated in the Features section and validated in Section 6.2, where page write operations are limited to 16 bytes per Stop condition - improving efficiency over single-byte writes.
Is the 24FC04-I/SN qualified for automotive applications?
Yes, the 24FC04-I/SN is AEC-Q100 qualified for automotive applications, as confirmed in the Features section of DS20001708P. It operates across the extended temperature range (-40°C to +125°C) and is listed in the Device Selection Table with "I, E" temp grades - meeting Grade 1 requirements for under-hood and cabin electronics.
24FC04-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24FC04-I/SN FAQ
1.How can I place an order for 24FC04-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24FC04-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24FC04-I/SN reliable?
The price and inventory of 24FC04-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24FC04-I/SN is usually 5 days.
3.What payment methods are accepted for 24FC04-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24FC04-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24FC04-I/SN?
24FC04-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24FC04-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24FC04-I/SN?
For technical support, including 24FC04-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24FC04-I/SN requirements.
6.How does Aetrix verify that 24FC04-I/SN is sourced from the original manufacturer or authorized distributors?
All 24FC04-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24FC04-I/SN meets industry standards.
7.What is the process for return or replacement of 24FC04-I/SN?
All 24FC04-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24FC04-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24FC04-I/SN part is unused and in its original packaging.
Return procedure for 24FC04-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24FC04-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
